spin coating

**Spin Coating** is the **process of uniformly depositing photoresist and other thin liquid films on wafer surfaces by spinning the wafer at high speed** — creating the uniform, defect-free resist layers essential for photolithography, where the final film thickness is controlled by spin speed, resist viscosity, and solvent evaporation to achieve sub-nanometer thickness uniformity across the 300mm wafer. **Spin Coating Process Steps** 1. **Dispense**: Liquid resist dispensed from nozzle onto wafer center (1-5 mL). 2. **Spread**: Low-speed spin (500 RPM) spreads resist across entire wafer. 3. **Spin**: High-speed spin (1000-6000 RPM, 30-60 sec) thins the film — excess flung off edges. 4. **Edge Bead Removal (EBR)**: Solvent spray removes thick resist buildup at wafer edge (1-3 mm). 5. **Soft Bake**: Hotplate at 90-130°C evaporates remaining solvent — stabilizes film. **Film Thickness Control** - Film thickness: $t \propto \frac{1}{\sqrt{\omega}}$ where ω is spin speed. - Higher spin speed → thinner film. - Higher viscosity → thicker film. - Typical resist thickness: 30 nm (EUV) to 1-10 μm (thick resist for implant mask). - Uniformity target: < 0.5% 3σ across 300mm wafer. **Coat-Develop Track System** | Module | Function | Temperature | |--------|---------|------------| | HMDS Prime | Adhesion promoter (vapor) | 90-130°C | | Resist Coat | Spin coating | Room temp | | Soft Bake | Solvent evaporation | 90-130°C | | Exposure | (At scanner — separate tool) | — | | PEB (Post-Exposure Bake) | Catalyze acid reaction (CAR) | 90-130°C | | Develop | Dissolve exposed/unexposed resist | Room temp | | Hard Bake (optional) | Final stabilization | 110-150°C | **Advanced Coating Challenges** - **EUV Resist**: Ultra-thin (30-50 nm) — requires extremely uniform coating and no defects. - **Topography Effects**: Features on wafer cause resist thickness variation — planarization or spray coating may be needed. - **Metal Oxide Resists**: New resist types for EUV — different coating properties than traditional CAR. - **Defect Control**: Particles in resist, air bubbles, streaks — any defect prints in lithography. **Coat-Develop Track Integration** - Track system directly connected to lithography scanner via interface. - Wafer flow: Track coats → scanner exposes → track develops. All automated, FOUP-to-FOUP. - Major suppliers: Tokyo Electron (TEL) CLEAN TRACK, Screen Semiconductor Solutions. - Throughput: 200-300 wafers per hour per track. Spin coating is **the first step of every lithography cycle** — the quality of the resist film deposited in this step directly determines the lithographic patterning fidelity, with defects introduced at coating propagating through all subsequent process steps to become yield-killing defects on the chip.

Go deeper with CFSGPT

Get AI-powered deep-dives, save terms, and run advanced simulations — free account.

Create Free Account