3D NAND is the flash memory architecture that stacks memory cells vertically in dozens to hundreds of layers — replacing the physical scaling limits of planar (2D) NAND with vertical stacking to increase storage density without requiring smaller lithography, enabling modern SSDs with terabytes of storage in compact form factors.
Why 3D NAND?
- Planar NAND scaling hit fundamental limits at ~15nm feature size:
- Cell-to-cell interference from electric fields.
- Too few electrons per floating gate — unacceptable error rates.
- Tunnel oxide too thin — retention failure.
- Solution: Instead of shrinking cells horizontally, stack them vertically.
3D NAND Architecture
- Charge Trap Flash (CTF): Most 3D NAND uses Si3N4 charge-trap layer (not floating gate).
- Electrons stored in nitride traps — more discrete, less interference than floating gate.
- Channel Hole: Vertical cylindrical hole etched through all layers.
- Layers: Blocking oxide / Nitride charge trap / Tunnel oxide / Polysilicon channel.
- Word Lines: Horizontal metal plates (one per layer) form the gates — control individual cells.
- Bit Line: Top of the vertical channel connects to the bit line.
Layer Count Evolution
| Gen | Layers | Year | Feature |
|---|---|---|---|
| V-NAND 1 (Samsung) | 24 | 2013 | First commercial 3D NAND |
| Gen 3 | 48 | 2016 | TLC mainstream |
| Gen 5 | 96 | 2018 | CMOS-under-array |
| Gen 7 | 176 | 2021 | Multi-deck stacking |
| Gen 8+ | 200-300+ | 2024 | String stacking |
| Target | 400-1000+ | 2026+ | Multi-tier bonding |
Manufacturing Challenges
- High Aspect Ratio Etch (HARC): Etching a channel hole through 200+ layers with > 100:1 aspect ratio.
- Requires specialized etch chemistries and hardware (Lam HARC tools).
- Staircase Contact Formation: Each word line layer needs an individual contact — creating a "staircase" structure.
- Multi-Deck Stacking: At 200+ layers, two or three separate stacks are bonded together.
- Wafer Bowing: Thick multi-layer film stacks create significant stress and wafer distortion.
Bits per Cell
- SLC: 1 bit/cell (high endurance, expensive)
- MLC: 2 bits/cell
- TLC: 3 bits/cell (mainstream consumer SSDs)
- QLC: 4 bits/cell (high density, lower endurance)
- PLC: 5 bits/cell (in development)
3D NAND is the technology that keeps flash memory scaling alive — by building vertically instead of shrinking horizontally, it has delivered exponential density growth and dramatically reduced the cost per gigabyte of solid-state storage.
Related Topics
Explore 500+ Semiconductor & AI Topics
From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.