High Aspect Ratio Etch (HARC) is the plasma etching of features where the depth-to-width ratio exceeds 30:1 — a critical capability for 3D NAND channel holes (200:1+), DRAM capacitor trenches (80:1+), and advanced logic contacts (20:1+) where maintaining vertical profiles and uniform dimensions deep into narrow structures challenges the fundamental physics of ion-assisted etching.
What Defines HARC
- Aspect Ratio: Depth ÷ Width. A 3 μm deep hole with 30 nm diameter = 100:1 AR.
- HAR Threshold: Generally > 20:1 requires specialized equipment and chemistry.
- Ultra-HAR: > 100:1 — found in 3D NAND with 200+ layers.
HARC Applications
| Application | Typical AR | Material | Depth |
|---|---|---|---|
| 3D NAND channel hole (200L) | 70-100:1 | SiO2/SiN stack | 8-15 μm |
| 3D NAND channel hole (300L+) | 150-200:1 | SiO2/SiN stack | 15-25 μm |
| DRAM capacitor | 50-80:1 | SiO2 | 2-4 μm |
| Logic contact via | 15-25:1 | SiO2/SiCOH | 100-300 nm |
| TSV (through-silicon via) | 10-20:1 | Silicon | 50-100 μm |
Etch Challenges at High AR
- Ion Transport: Ions must reach the bottom of the feature without scattering off sidewalls.
- Higher ion energy → better penetration but more sidewall damage.
- Collimated ion beams (high DC bias) essential for depth > 50:1.
- Reactive Species Transport: Neutral radicals deplete as they diffuse down — etch rate drops at feature bottom (inverse RIE lag).
- Byproduct Removal: Volatile etch products (SiF4, CO) must diffuse out — can redeposit on sidewalls.
- Profile Bowing: Higher ion scattering at mid-depth causes barrel-shaped profiles.
- Bowing distorts CD at bottom vs. top.
- Twisting/Tilting: Non-vertical features due to crystallographic or electric field effects.
HARC Etch Technology
- Cryogenic Etch: Wafer cooled to -80 to -110°C — polymer passivation condenses on sidewalls, enabling near-vertical profiles.
- Pulsed Plasma: Alternating high-power/low-power cycles — controls ion energy distribution for better selectivity.
- Multi-Step Recipes: Different chemistry phases for top, middle, and bottom of the feature.
- Equipment: Lam Research Flex series, TEL Tactras — purpose-built for HARC with high-power RF sources and cryogenic chucks.
High aspect ratio etch is the most technically demanding etch process in semiconductor manufacturing — pushing the physics of plasma etching to its limits as 3D NAND and other vertical device architectures continue stacking to unprecedented depths.
Explore 500+ Semiconductor & AI Topics
From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.