Home Knowledge Base Chemical-Mechanical Polishing (CMP)

Chemical-Mechanical Polishing (CMP) is the wafer planarization process that combines chemical etching and mechanical abrasion to remove surface topography — creating the atomically-flat surfaces required for multilayer lithographic patterning, where even 10 nm of surface height variation can cause defocus and print failures at advanced nodes.

Why Planarization Is Essential

Each process step (deposition, etch, oxidation) adds local topography. After depositing metal and dielectric layers, the wafer surface has bumps, trenches, and steps of varying heights. Without planarization, subsequent lithography layers cannot maintain focus across the die — the depth of focus for EUV lithography is only ~80-120 nm, and surface topography directly consumes this budget.

The CMP Mechanism

CMP removes material through the combined action of:

CMP Applications in CMOS

ApplicationMaterialSlurry TypeKey Challenge
STI CMPSiO2 over nitride stopCeria-based (high selectivity to SiN)Uniformity across active/field
ILD CMPBPSG or TEOS oxideSilica-basedPlanar vs. conformal profile
Metal (Cu) CMPCopper over barrierAcidic + oxidizer + BTA inhibitorDishing, erosion, corrosion
W CMPTungsten plugAcidic + oxidizerRecess control, selectivity
Poly CMPPolysiliconSilica-basedThickness uniformity

Process Control Parameters

Chemical-Mechanical Polishing is the brute-force nanometer-precision process that makes multilayer chip fabrication possible — without it, the stacked city of metal and dielectric layers could not maintain the surface flatness that lithography demands at every level.

chemical mechanical polishing cmpcmp slurrycmp padcmp process controlplanarization semiconductor

Explore 500+ Semiconductor & AI Topics

From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.