Deep N-well (DNW) is a buried, high-energy-implanted N-type layer that forms the floor of a triple-well tub, electrically isolating a P-well "island" from the P-substrate beneath it. In a standard twin-well CMOS process, the P-substrate is a single shared body contact for every NMOS device on the die, so any noise injected into the substrate — switching digital currents, ESD events, or substrate-coupled RF energy — reaches every NMOS transistor equally. DNW breaks that sharing: by implanting an N-type layer deep beneath a chosen P-well and biasing it to $V_{DD}$, the DNW-to-P-well and DNW-to-substrate junctions form back-to-back reverse-biased diodes that block DC substrate noise current from reaching the isolated tub, at the cost of an added junction capacitance and additional process steps.

Formation. DNW is created by high-energy ion implantation — phosphorus or arsenic in the MeV range — deep enough to sit well below the standard P-well and N-well implants, typically landing $1$–$3\ \mu\text{m}$ below the silicon surface after the subsequent drive-in anneal that activates and diffuses the dopant profile. Because the implant energy required is well above what standard well implants use, DNW is not free: it requires its own dedicated mask (or masks, if graded doping profiles are used) and a qualified high-energy implant step, adding to both mask count and implant tool time in the process flow.

Electrical structure. The isolated P-well sits as a tub floating above the DNW floor and surrounded laterally by N-well sidewalls tied to the same DNW potential, so the P-well is enclosed on all sides by N-type material biased to $V_{DD}$. The P-well itself is contacted separately (typically to ground or a local reference) through its own tap, so the triple-well structure gives independent control of three potentials — substrate, DNW/N-well ring, and isolated P-well — where a standard twin-well process only offers two (substrate and well).

Isolation mechanism. Isolation works through junction physics, not a physical barrier: the DNW-to-substrate and DNW-to-P-well junctions are reverse-biased in normal operation, and a reverse-biased junction presents very high impedance to DC and low-frequency current, so substrate noise current is blocked from flowing directly into the isolated tub. The isolation is not absolute, however — capacitive coupling through the junction depletion capacitance still couples high-frequency noise across the junction, and the isolation quality (noise rejection ratio, typically expressed in dB of attenuation versus frequency) depends directly on junction depth, doping concentration, and DNW area, since deeper and more lightly doped junctions have lower capacitance per unit area but also lower breakdown margin.

The capacitance-isolation tradeoff. The DNW-to-substrate junction is itself a parasitic capacitor whose value scales with DNW area and inversely with junction depth-dependent depletion width, so a DNW island sized for good analog isolation of a sensitive block simultaneously adds parasitic capacitance that can slow switching or couple substrate noise capacitively at high frequency even though it blocks DC coupling. Designers size and place DNW islands to isolate only the specific sensitive circuits (PLLs, ADCs, low-noise amplifiers, sensitive analog references) that justify the mask, area, and capacitance cost, rather than applying triple-well universally.

Latchup interaction. Because DNW introduces an additional N-type region biased near $V_{DD}$ adjacent to P-type material, triple-well designs must be evaluated carefully for parasitic bipolar paths that can worsen CMOS latchup susceptibility — the added DNW/P-well/N-well stack can create additional parasitic PNP or NPN paths beyond the classic twin-well latchup structure, so triple-well layouts typically require dedicated guard rings and substrate/well tap discipline around the DNW boundary to hold the parasitic bipolar gain low enough to avoid triggering.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="Segoe UI, Arial, sans-serif">
  <rect x="1" y="1" width="758" height="468" rx="14" fill="#07131b" stroke="#1c3b4a" stroke-width="2"/>
  <text x="380" y="38" text-anchor="middle" fill="#e8f6ff" font-size="20" font-weight="600">Deep N-Well (DNW): Triple-Well Isolation Cross Section</text>
  <text x="380" y="60" text-anchor="middle" fill="#7fb3c9" font-size="13">Buried N-type floor isolates the P-well tub from substrate noise</text>

  <g transform="translate(140,90)">
    <!-- substrate -->
    <rect x="0" y="220" width="480" height="90" fill="#3a3a44" stroke="#6d6d7a" stroke-width="1.5"/>
    <text x="240" y="270" text-anchor="middle" fill="#e6e6ee" font-size="13">P-substrate</text>

    <!-- DNW floor + sidewalls -->
    <path d="M60,220 L60,140 L420,140 L420,220 Z" fill="#264a5e" stroke="#5aa7c7" stroke-width="2"/>
    <rect x="60" y="140" width="30" height="80" fill="#1e5a7a" stroke="#5aa7c7" stroke-width="1.5"/>
    <rect x="390" y="140" width="30" height="80" fill="#1e5a7a" stroke="#5aa7c7" stroke-width="1.5"/>
    <rect x="60" y="190" width="360" height="30" fill="#1e5a7a" stroke="#5aa7c7" stroke-width="1.5"/>
    <text x="240" y="209" text-anchor="middle" fill="#bfe6ff" font-size="12">Deep N-Well (DNW) — biased to VDD</text>

    <!-- isolated P-well tub -->
    <rect x="100" y="150" width="280" height="40" fill="#7a3f2e" stroke="#c96a45" stroke-width="1.5"/>
    <text x="240" y="175" text-anchor="middle" fill="#ffe6da" font-size="13">Isolated P-well tub</text>

    <!-- taps -->
    <rect x="120" y="130" width="20" height="20" fill="#c96a45"/>
    <text x="130" y="122" text-anchor="middle" fill="#ffcf9c" font-size="9">P-tap</text>
    <rect x="340" y="130" width="20" height="20" fill="#5aa7c7"/>
    <text x="350" y="122" text-anchor="middle" fill="#bfe6ff" font-size="9">N-tap (VDD)</text>

    <!-- blocked noise arrows -->
    <line x1="240" y1="310" x2="240" y2="222" stroke="#ff6b6b" stroke-width="2.5" stroke-dasharray="4,3"/>
    <text x="240" y="330" text-anchor="middle" fill="#ff9a9a" font-size="10">substrate noise current</text>
    <text x="240" y="235" text-anchor="middle" fill="#ffb3b3" font-size="10">blocked by reverse-biased junction</text>
  </g>

  <text x="380" y="440" text-anchor="middle" fill="#7fb3c9" font-size="12">Junction depth and doping set isolation quality vs. added parasitic capacitance</text>
</svg>

Where it is used. DNW/triple-well isolation is standard practice for mixed-signal and RF SoCs where sensitive analog blocks must be shielded from digital switching noise sharing the same substrate — it is one tool in a substrate-noise mitigation toolkit that also includes guard rings, substrate taps, and physical floorplan separation, and is typically combined with those techniques rather than relied on alone.