Die attach is the process of bonding a silicon die to its package carrier — a leadframe, organic substrate, or ceramic — forming the thermal, mechanical, and electrical joint that governs reliability and heat dissipation for the life of the device. Die-attach material choice directly sets the junction-to-case thermal resistance and determines whether the assembly survives the thermal cycling demanded by automotive, industrial, and data-center qualification standards.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#0d1117"/>

  <text x="380" y="22" fill="#e6edf3" font-size="13" font-weight="700" text-anchor="middle">Die Attach</text>
  <text x="380" y="36" fill="#8b98a5" font-size="10" text-anchor="middle">bonding a silicon die to its package carrier — thermal, mechanical, and electrical joint that sets reliability and thermal resistance</text>

  <!-- ── PANEL 1: Die-attach cross-section + process ── -->
  <rect x="8" y="44" width="236" height="210" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="126" y="58" fill="#93c5fd" font-size="10" font-weight="700" text-anchor="middle">Assembly Cross-Section</text>

  <!-- Die -->
  <rect x="38" y="70" width="160" height="32" rx="3" fill="#1a2e05" stroke="#4ade80" stroke-width="1.2"/>
  <text x="118" y="88" fill="#86efac" font-size="9.5" font-weight="700" text-anchor="middle">Silicon Die</text>
  <text x="118" y="100" fill="#6b7280" font-size="7.5" text-anchor="middle">back-side metallization (Ti/Ni/Ag)</text>

  <!-- Die attach material layer -->
  <rect x="38" y="103" width="160" height="14" rx="2" fill="#b45309" stroke="#fbbf24" stroke-width="1"/>
  <text x="118" y="113" fill="#fef3c7" font-size="8" text-anchor="middle">Die-attach material (epoxy / solder / sinter)</text>

  <!-- Package / leadframe / substrate -->
  <rect x="18" y="118" width="200" height="30" rx="3" fill="#1e293b" stroke="#475569" stroke-width="1"/>
  <!-- die paddle -->
  <rect x="38" y="122" width="160" height="20" rx="2" fill="#334155" stroke="#64748b" stroke-width="0.8"/>
  <text x="118" y="135" fill="#94a3b8" font-size="8.5" text-anchor="middle">Cu die paddle / ceramic carrier / organic substrate</text>

  <!-- TIM / heat spreader -->
  <rect x="18" y="150" width="200" height="12" rx="2" fill="#1c1107" stroke="#d97706" stroke-width="0.8"/>
  <text x="118" y="159" fill="#fcd34d" font-size="7.5" text-anchor="middle">TIM1 (thermal interface material)</text>
  <rect x="18" y="164" width="200" height="12" rx="2" fill="#14253d" stroke="#2563eb" stroke-width="0.8"/>
  <text x="118" y="173" fill="#93c5fd" font-size="7.5" text-anchor="middle">IHS (integrated heat spreader — Cu/vapor chamber)</text>

  <!-- Theta annotations -->
  <text x="232" y="108" fill="#fbbf24" font-size="8" text-anchor="end">θ_da</text>
  <text x="232" y="158" fill="#d97706" font-size="8" text-anchor="end">θ_TIM</text>
  <text x="232" y="175" fill="#60a5fa" font-size="8" text-anchor="end">θ_IHS</text>

  <!-- Thermal path label -->
  <line x1="12" y1="88" x2="12" y2="180" stroke="#f87171" stroke-width="1.5" stroke-dasharray="3,2"/>
  <text x="7" y="138" fill="#f87171" font-size="7" text-anchor="middle" transform="rotate(-90,7,138)">heat flow</text>

  <!-- Rth equation -->
  <rect x="18" y="186" width="216" height="28" rx="4" fill="#1a0f0f" stroke="#b91c1c" stroke-width="0.8"/>
  <text x="126" y="198" fill="#fca5a5" font-size="9" font-weight="600" text-anchor="middle">Rth_junction-case = θ_da + θ_TIM + θ_IHS</text>
  <text x="126" y="210" fill="#94a3b8" font-size="8" text-anchor="middle">Typical θ_da: 0.1-0.5 C/W (solder) | 1-5 C/W (epoxy)</text>

  <text x="126" y="230" fill="#6b7280" font-size="7.5" text-anchor="middle">Void fraction &lt;5% required — voids → hot spots → TDDB</text>
  <text x="126" y="241" fill="#6b7280" font-size="7.5" text-anchor="middle">SAM (scanning acoustic microscopy) detects voids post-attach</text>

  <!-- ── PANEL 2: Material comparison ── -->
  <rect x="252" y="44" width="252" height="210" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="378" y="58" fill="#fcd34d" font-size="10" font-weight="700" text-anchor="middle">Die-Attach Material Comparison</text>

  <!-- Header row -->
  <rect x="262" y="63" width="80" height="14" rx="2" fill="#1e293b" stroke="#374151" stroke-width="0.6"/>
  <rect x="344" y="63" width="72" height="14" rx="2" fill="#1e293b" stroke="#374151" stroke-width="0.6"/>
  <rect x="418" y="63" width="76" height="14" rx="2" fill="#1e293b" stroke="#374151" stroke-width="0.6"/>
  <text x="302" y="73" fill="#6b7280" font-size="8" text-anchor="middle">Material</text>
  <text x="380" y="73" fill="#6b7280" font-size="8" text-anchor="middle">k (W/m·K)</text>
  <text x="456" y="73" fill="#6b7280" font-size="8" text-anchor="middle">Use case</text>

  <!-- Epoxy -->
  <rect x="262" y="78" width="80" height="18" rx="2" fill="#132030" stroke="#1d4ed8" stroke-width="0.5"/>
  <rect x="344" y="78" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="78" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="90" fill="#93c5fd" font-size="8" text-anchor="middle">Epoxy (filled)</text>
  <text x="380" y="90" fill="#fcd34d" font-size="8" text-anchor="middle">1-4</text>
  <text x="456" y="90" fill="#e5e7eb" font-size="8" text-anchor="middle">Consumer, low cost</text>

  <!-- SAC solder -->
  <rect x="262" y="97" width="80" height="18" rx="2" fill="#132030" stroke="#1d4ed8" stroke-width="0.5"/>
  <rect x="344" y="97" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="97" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="109" fill="#93c5fd" font-size="8" text-anchor="middle">SAC305 solder</text>
  <text x="380" y="109" fill="#fcd34d" font-size="8" text-anchor="middle">~55</text>
  <text x="456" y="109" fill="#e5e7eb" font-size="8" text-anchor="middle">Mid-range, SMT reflow</text>

  <!-- AuSn solder -->
  <rect x="262" y="116" width="80" height="18" rx="2" fill="#132030" stroke="#1d4ed8" stroke-width="0.5"/>
  <rect x="344" y="116" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="116" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="128" fill="#93c5fd" font-size="8" text-anchor="middle">AuSn 80/20</text>
  <text x="380" y="128" fill="#fcd34d" font-size="8" text-anchor="middle">~57</text>
  <text x="456" y="128" fill="#e5e7eb" font-size="8" text-anchor="middle">RF, laser, hermetic</text>

  <!-- Sintered Ag -->
  <rect x="262" y="135" width="80" height="18" rx="2" fill="#0a1f10" stroke="#16a34a" stroke-width="0.8"/>
  <rect x="344" y="135" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="135" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="147" fill="#6ee7b7" font-size="8" text-anchor="middle">Sintered Ag</text>
  <text x="380" y="147" fill="#4ade80" font-size="8" text-anchor="middle">150-250</text>
  <text x="456" y="147" fill="#e5e7eb" font-size="8" text-anchor="middle">Power, EV SiC/GaN</text>

  <!-- Sintered Cu -->
  <rect x="262" y="154" width="80" height="18" rx="2" fill="#0a1f10" stroke="#16a34a" stroke-width="0.8"/>
  <rect x="344" y="154" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="154" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="166" fill="#6ee7b7" font-size="8" text-anchor="middle">Sintered Cu</text>
  <text x="380" y="166" fill="#4ade80" font-size="8" text-anchor="middle">200-300</text>
  <text x="456" y="166" fill="#e5e7eb" font-size="8" text-anchor="middle">Advanced power, &gt;300C</text>

  <!-- Indium -->
  <rect x="262" y="173" width="80" height="18" rx="2" fill="#1c1633" stroke="#7c3aed" stroke-width="0.8"/>
  <rect x="344" y="173" width="72" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <rect x="418" y="173" width="76" height="18" rx="2" fill="#0e1320" stroke="#1f2937" stroke-width="0.5"/>
  <text x="302" y="185" fill="#c4b5fd" font-size="8" text-anchor="middle">Indium solder</text>
  <text x="380" y="185" fill="#c4b5fd" font-size="8" text-anchor="middle">~82</text>
  <text x="456" y="185" fill="#e5e7eb" font-size="8" text-anchor="middle">Cryogenic, low CTE</text>

  <text x="262" y="206" fill="#4ade80" font-size="8.5" font-weight="600">Trend: sintered Ag/Cu replacing solder in EV power modules</text>
  <text x="262" y="217" fill="#6b7280" font-size="8">SiC MOSFET in 800V EV: junction 200C+ needs &gt;200 W/m·K attach</text>
  <text x="262" y="228" fill="#6b7280" font-size="8">Sintered Ag can survive 1000+ thermal cycles vs solder fatigue</text>
  <text x="262" y="240" fill="#6b7280" font-size="8">Requires pressure (5-40 MPa) + 200-300C during sintering</text>

  <!-- ── PANEL 3: Failure modes + process flow ── -->
  <rect x="512" y="44" width="240" height="210" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="632" y="58" fill="#6ee7b7" font-size="10" font-weight="700" text-anchor="middle">Process Flow &amp; Failures</text>

  <!-- Process steps -->
  <text x="522" y="72" fill="#94a3b8" font-size="9" font-weight="600">Epoxy die-attach process:</text>
  <rect x="522" y="76" width="220" height="16" rx="3" fill="#132030" stroke="#1d4ed8" stroke-width="0.8"/>
  <text x="632" y="88" fill="#93c5fd" font-size="8.5" text-anchor="middle">1. Dispense epoxy on paddle (needle/jetting)</text>
  <rect x="522" y="94" width="220" height="16" rx="3" fill="#132030" stroke="#1d4ed8" stroke-width="0.8"/>
  <text x="632" y="106" fill="#93c5fd" font-size="8.5" text-anchor="middle">2. Pick-and-place die (vision-aligned, 5-10 µm)</text>
  <rect x="522" y="112" width="220" height="16" rx="3" fill="#132030" stroke="#1d4ed8" stroke-width="0.8"/>
  <text x="632" y="124" fill="#93c5fd" font-size="8.5" text-anchor="middle">3. Cure: 150-175°C, 60-90 min (convection oven)</text>
  <rect x="522" y="130" width="220" height="16" rx="3" fill="#132030" stroke="#1d4ed8" stroke-width="0.8"/>
  <text x="632" y="142" fill="#93c5fd" font-size="8.5" text-anchor="middle">4. SAM inspection — void &lt;5% area</text>
  <rect x="522" y="148" width="220" height="16" rx="3" fill="#132030" stroke="#1d4ed8" stroke-width="0.8"/>
  <text x="632" y="160" fill="#93c5fd" font-size="8.5" text-anchor="middle">5. Wire bond or flip-chip reflow next</text>

  <!-- Failure modes -->
  <text x="522" y="176" fill="#f87171" font-size="9" font-weight="600">Key failure modes:</text>
  <rect x="522" y="180" width="220" height="14" rx="2" fill="#1a0f0f" stroke="#b91c1c" stroke-width="0.6"/>
  <text x="632" y="191" fill="#fca5a5" font-size="8" text-anchor="middle">Delamination — CTE mismatch cycling (JEDEC JESD22-A104)</text>
  <rect x="522" y="196" width="220" height="14" rx="2" fill="#1a0f0f" stroke="#b91c1c" stroke-width="0.6"/>
  <text x="632" y="207" fill="#fca5a5" font-size="8" text-anchor="middle">Voids — gas entrapment during dispense / cure</text>
  <rect x="522" y="212" width="220" height="14" rx="2" fill="#1a0f0f" stroke="#b91c1c" stroke-width="0.6"/>
  <text x="632" y="223" fill="#fca5a5" font-size="8" text-anchor="middle">Solder fatigue — creep crack growth at high Delta-T</text>
  <rect x="522" y="228" width="220" height="14" rx="2" fill="#1a0f0f" stroke="#b91c1c" stroke-width="0.6"/>
  <text x="632" y="239" fill="#fca5a5" font-size="8" text-anchor="middle">Die tilt — non-planar dispense → wire bond height variation</text>

  <!-- ── 3 Cards ── -->
  <rect x="8" y="262" width="236" height="100" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="126" y="276" fill="#fcd34d" font-size="9.5" font-weight="700" text-anchor="middle">Thermal Resistance Budget</text>
  <text x="18" y="289" fill="#e5e7eb" font-size="8.5">θ_da target: &lt;0.5 C/W for high-power GPU/CPU die</text>
  <text x="18" y="301" fill="#e5e7eb" font-size="8.5">Void hot spots: 10-15% local Tj increase per 10% void area</text>
  <text x="18" y="313" fill="#e5e7eb" font-size="8.5">Solder (SAC305) vs epoxy: 10-55x better thermal conductivity</text>
  <text x="18" y="325" fill="#e5e7eb" font-size="8.5">Liquid metal (Ga alloy) IHS-to-cooler: k ~ 40 W/m·K — premium</text>
  <text x="18" y="337" fill="#e5e7eb" font-size="8.5">Total Tj-ambient budget (GPU): ~0.25-0.5 C/W (600W TDP chip)</text>
  <text x="18" y="349" fill="#6b7280" font-size="8">KLA SAM tools detect delamination at 100 µm resolution</text>

  <rect x="252" y="262" width="252" height="100" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="378" y="276" fill="#93c5fd" font-size="9.5" font-weight="700" text-anchor="middle">Flip-Chip vs Wire-Bond Attach</text>
  <text x="262" y="289" fill="#fcd34d" font-size="8.5" font-weight="600">Wire bond (epoxy attach):</text>
  <text x="262" y="300" fill="#e5e7eb" font-size="8">Face-up die; Al/Au wires from pad to leadframe; low cost</text>
  <text x="262" y="313" fill="#fcd34d" font-size="8.5" font-weight="600">Flip-chip (C4 / µbump attach):</text>
  <text x="262" y="324" fill="#e5e7eb" font-size="8">Face-down die; Cu pillars + solder to substrate; high I/O density</text>
  <text x="262" y="337" fill="#fcd34d" font-size="8.5" font-weight="600">SoIC / hybrid bond (Cu-Cu, no solder):</text>
  <text x="262" y="348" fill="#e5e7eb" font-size="8">Face-to-face Cu pad direct bond; &lt;1 µm pitch; no die-attach film</text>

  <rect x="512" y="262" width="240" height="100" rx="6" fill="#0e1320" stroke="#334155" stroke-width="1"/>
  <text x="632" y="276" fill="#6ee7b7" font-size="9.5" font-weight="700" text-anchor="middle">Power Electronics Die Attach</text>
  <text x="522" y="289" fill="#e5e7eb" font-size="8.5">SiC MOSFET for EV inverter: Tj max 200°C, Delta-T per cycle ~100°C</text>
  <text x="522" y="301" fill="#e5e7eb" font-size="8.5">SAC305 solder fails after ~1000 power cycles — not EV-grade</text>
  <text x="522" y="313" fill="#4ade80" font-size="8.5">Sintered Ag: &gt;10,000 cycles; k=200 W/m·K; no reflow flux needed</text>
  <text x="522" y="325" fill="#e5e7eb" font-size="8.5">Requires Ag metallization on die backside + pressure sintering</text>
  <text x="522" y="337" fill="#e5e7eb" font-size="8.5">Double-sided cooling possible: top + bottom sintered attach</text>
  <text x="522" y="349" fill="#6b7280" font-size="8">Vendors: Heraeus, Henkel, Alpha Assembly — Ag paste + sinter</text>

  <!-- ── Bottom stat bar ── -->
  <rect x="8" y="368" width="744" height="28" rx="5" fill="#0f1922" stroke="#1e3a5f" stroke-width="0.8"/>
  <text x="28" y="384" fill="#4ade80" font-size="9" font-weight="600">250 W/m·K</text>
  <text x="28" y="394" fill="#6b7280" font-size="8">sintered Cu (best k)</text>
  <line x1="120" y1="370" x2="120" y2="394" stroke="#1e3a5f" stroke-width="0.7"/>
  <text x="135" y="384" fill="#fbbf24" font-size="9" font-weight="600">1-4 W/m·K</text>
  <text x="135" y="394" fill="#6b7280" font-size="8">filled epoxy (lowest)</text>
  <line x1="225" y1="370" x2="225" y2="394" stroke="#1e3a5f" stroke-width="0.7"/>
  <text x="240" y="384" fill="#f87171" font-size="9" font-weight="600">Voids &lt;5%</text>
  <text x="240" y="394" fill="#6b7280" font-size="8">SAM spec for HVM</text>
  <line x1="330" y1="370" x2="330" y2="394" stroke="#1e3a5f" stroke-width="0.7"/>
  <text x="345" y="384" fill="#93c5fd" font-size="9" font-weight="600">5-10 µm placement</text>
  <text x="345" y="394" fill="#6b7280" font-size="8">P&amp;P accuracy</text>
  <line x1="470" y1="370" x2="470" y2="394" stroke="#1e3a5f" stroke-width="0.7"/>
  <text x="485" y="384" fill="#c4b5fd" font-size="9" font-weight="600">&gt;10,000 cycles</text>
  <text x="485" y="394" fill="#6b7280" font-size="8">sintered Ag (EV power)</text>
  <line x1="600" y1="370" x2="600" y2="394" stroke="#1e3a5f" stroke-width="0.7"/>
  <text x="615" y="384" fill="#fcd34d" font-size="9" font-weight="600">CTE match critical</text>
  <text x="615" y="394" fill="#6b7280" font-size="8">Si 2.5 / Cu 17 / ceramic 7 ppm/C</text>

  <text x="380" y="420" fill="#4b5563" font-size="8" text-anchor="middle">Die attach sets the thermal path from junction to ambient — poor attach = higher Tj, faster electromigration, shorter MTTF under Black's equation</text>
  <text x="380" y="432" fill="#4b5563" font-size="8" text-anchor="middle">Applied Materials, Besi, ASM Pacific perform die-attach equipment; Heraeus and Henkel supply the materials; KLA and Nordson provide SAM inspection</text>
</svg>

The thermal resistance budget starts at die attach. The total thermal path from silicon junction to ambient is the sum of multiple resistances: die-attach layer (theta_da), thermal interface material between die and heat spreader (theta_TIM1), integrated heat spreader to cooler (theta_TIM2), and the cooler itself. For a 600W TDP GPU or AI accelerator, the total junction-to-ambient resistance must be below 0.25-0.5 C/W. Die-attach thermal conductivity ranges from 1-4 W/m·K for filled epoxy to 200-300 W/m·K for sintered copper — a 100x spread that directly controls how much headroom remains for the rest of the thermal stack.

Epoxy die attach is the lowest-cost option and dominates consumer and low-power applications. A filled silver-epoxy paste is dispensed onto the die paddle, the die is placed face-up by a pick-and-place machine with 5-10 micrometer accuracy, and the assembly is cured at 150-175°C for 60-90 minutes. The main failure mode is delamination under thermal cycling due to the large CTE mismatch between silicon (2.5 ppm/C) and copper leadframe (17 ppm/C). Void fraction must be kept below 5% of the attach area; voids concentrate heat and create local hot spots that accelerate electromigration and dielectric breakdown.

Soft solder (SAC305) offers 55 W/m·K thermal conductivity and is reflow-processable at 250-260°C. It is standard for flip-chip packages and mid-range discrete semiconductors. AuSn 80/20 eutectic solder (57 W/m·K, 280°C liquidus) is used in RF, laser diode, and hermetic ceramic packages where flux contamination is unacceptable and the joint must be both electrically and thermally conductive.

Sintered silver and sintered copper are transforming power semiconductor packaging. Silver sintering yields 150-250 W/m·K thermal conductivity — 5x better than SAC solder — and withstands junction temperatures above 300°C without creep-driven fatigue. This is critical for silicon carbide (SiC) MOSFETs in 800V EV inverters, where the junction temperature swings by 100°C or more per power cycle and traditional solder fails after 1000-2000 cycles. Sintered silver survives more than 10,000 thermal cycles and can enable double-sided cooling by bonding both the top copper clip and the bottom drain pad simultaneously. The process requires applying pressure (5-40 MPa) during sintering at 200-300°C and demands silver metallization on the die backside — typically Ti/Ag or Ni/Ag sputtered stack.

Scanning acoustic microscopy (SAM) is the post-attach inspection standard. Focused ultrasound detects delamination and voids as reflections at the die-attach interface, achieving 100-micrometer lateral resolution. Industry specifications typically require less than 5% total void area and no single void exceeding 25% of the attach area, per JEDEC JESD22-A104 or IPC-7711/7721 criteria.

The transition from wire-bond to flip-chip to hybrid bonding changes the die-attach picture at each step. Wire-bond dies sit face-up on the carrier with full backside contact to the die-attach material. Flip-chip dies are face-down with C4 bumps as the primary mechanical and electrical connection, and underfill encapsulant provides the bulk of the mechanical joint to the substrate. SoIC and hybrid-bonded 3D stacks eliminate the die-attach material entirely, bonding copper pads directly to copper pads at sub-micrometer pitch after CMP planarization — achieving less than 1-micrometer bond pitch that no solder or epoxy could approach.