Electrical wafer sort (EWS) is the first electrical test step in semiconductor manufacturing, where each die on a wafer is probed before packaging. The purpose is simple: identify bad dies early, reduce cost, and avoid spending packaging and test resources on parts that are already known to fail. It is often the first moment where the fab’s process quality becomes visible as a functional yield number.

The test is designed around speed and coverage. A probe card touches the wafer through fine needles, and each die is exercised with a set of electrical tests that check basic functionality, continuity, short circuits, leakage, transistor behavior, and simple logic or memory operation. The goal is not to fully characterize the chip; it is to identify the dies that are clearly defective.

EWS is tightly connected to process learning. If a specific pattern of failures appears, the team can trace it to a process issue, a design margin problem, or a test setup issue. That is why EWS data is often used for binning, yield analysis, and early process feedback before more expensive final test steps.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#061018"/>
  <rect x="24" y="24" width="712" height="422" rx="18" fill="#101b28" stroke="#51677d" stroke-width="1.2"/>
  <text x="380" y="62" fill="#f4f7fb" font-size="20" font-weight="700" text-anchor="middle">Electrical Wafer Sort</text>
  <text x="380" y="86" fill="#8ca3b8" font-size="12" text-anchor="middle">early electrical probing separates good dies from obvious defects</text>
  <rect x="120" y="135" width="520" height="190" rx="12" fill="#121d2b" stroke="#60798f"/>
  <rect x="170" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#60a5fa"/>
  <text x="230" y="203" fill="#8bd3ff" font-size="12" text-anchor="middle">Wafer</text>
  <rect x="320" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#34d399"/>
  <text x="380" y="203" fill="#6ee7b7" font-size="12" text-anchor="middle">Probe</text>
  <rect x="470" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#fbbf24"/>
  <text x="530" y="203" fill="#fcd34d" font-size="12" text-anchor="middle">Bin</text>
  <path d="M290 205h30" stroke="#8bd3ff" stroke-width="2" marker-end="url(#arrow)"/>
  <path d="M440 205h30" stroke="#6ee7b7" stroke-width="2" marker-end="url(#arrow)"/>
  <rect x="140" y="345" width="480" height="40" rx="8" fill="#0e1722" stroke="#5d7488"/>
  <text x="380" y="370" fill="#8ca3b8" font-size="10" text-anchor="middle">wafer sort turns silicon inspection into a fast yield decision</text>
  <defs><marker id="arrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#fbbf24"/></marker></defs>
</svg>

In practice, electrical wafer sort is the bridge between wafer fabrication and final product test. It gives the factory a fast, early look at whether the process and design are healthy enough to continue forward.