Semiconductor Manufacturing Process: Etch Modeling
1. Introduction
Etch modeling is one of the most complex and critical areas in semiconductor fabrication simulation. As device geometries shrink below $10\ \text{nm}$ and structures become increasingly three-dimensional, accurate prediction of etch behavior becomes essential for:
- Process Development: Predict outcomes before costly fab experiments
- Yield Optimization: Understand how variations propagate to device performance
- OPC/EPC Extension: Compensate for etch-induced pattern distortions in mask design
- Design-Technology Co-Optimization (DTCO): Feed process effects back into design rules
- Virtual Metrology: Predict wafer results from equipment sensor data in real time
2. Fundamentals of Etching
2.1 What is Etching?
Etching selectively removes material from a wafer to transfer lithographically defined patterns into underlying layers—silicon, oxides, nitrides, metals, or complex stacks.
2.2 Types of Etching
- Wet Etching
- Uses liquid chemicals (acids, bases, solvents)
- Typically isotropic (etches equally in all directions)
- Etch rate follows Arrhenius relationship:
where:
- $R$ = etch rate
- $A$ = pre-exponential factor
- $E_a$ = activation energy
- $k_B$ = Boltzmann constant ($1.381 \times 10^{-23}\ \text{J/K}$)
- $T$ = temperature (K)
- Dry/Plasma Etching
- Uses ionized gases (plasma)
- Anisotropic (directional)
- Dominant for modern processes ($< 100\ \text{nm}$ nodes)
2.3 Plasma Etching Mechanisms
1. Physical Sputtering
- Ion bombardment physically removes atoms
- Sputter yield $Y$ depends on ion energy $E_i$:
where $E_{th}$ is the threshold energy
2. Chemical Etching
- Reactive species form volatile products
- Example: Silicon etching with fluorine
3. Ion-Enhanced Etching
- Synergy between ion bombardment and chemical reactions
- Etch yield enhancement factor:
3. Hierarchy of Etch Models
3.1 Empirical Models
Data-driven, fast, used in production:
- Etch Bias Models
- Simple offset correction:
- Pattern-dependent bias:
- Etch Proximity Correction (EPC)
- Kernel-based convolution:
- Where $K$ is the etch kernel and $I$ is the pattern intensity
- Machine Learning Models
- Neural networks trained on metrology data
- Gaussian process regression for uncertainty quantification
3.2 Feature-Scale Models
Semi-empirical, balance speed and physics:
- String/Segment Models
- Represent edges as connected nodes
- Each node moves according to local etch rate vector:
- Where:
- $\vec{r}_i$ = position of node $i$
- $\theta_i$ = local surface angle
- $\Gamma_{ion}$, $\Gamma_n$ = ion and neutral fluxes
- $\hat{n}_i$ = surface normal
- Level-Set Methods
- Track surface as zero-contour of signed distance function $\phi$:
- Handles topology changes naturally (merging, splitting)
- Cell-Based/Voxel Methods
- Discretize feature volume into cells
- Apply probabilistic removal rules:
- Where $\sigma_j$ is the reaction cross-section for species $j$
3.3 Physics-Based Plasma Models
Capture reactor-scale phenomena:
- Plasma Bulk
- Electron energy distribution function (EEDF)
- Boltzmann equation:
- Sheath Physics
- Child-Langmuir law for ion flux:
- Ion angular distribution at wafer surface
- Transport
- Species continuity:
- Where $S_i$ and $L_i$ are source and loss terms
3.4 Atomistic Models
Fundamental understanding, computationally expensive:
- Molecular Dynamics (MD)
- Newton's equations for all atoms:
- Interatomic potentials: Tersoff, Stillinger-Weber, ReaxFF
- Monte Carlo (MC) Methods
- Statistical sampling of ion trajectories
- Binary collision approximation (BCA) for high energies
- Acceptance probability:
- Kinetic Monte Carlo (KMC)
- Sample reactive events with rates $k_i$:
- Event selection: $\sum_{j < i} k_j < r \cdot K_{tot} \leq \sum_{j \leq i} k_j$
4. Key Physical Phenomena
4.1 Anisotropy
Ratio of vertical to lateral etch rate:
- $A = 1$: Perfectly anisotropic (vertical sidewalls)
- $A = 0$: Perfectly isotropic
Mechanisms for achieving anisotropy:
- Directional ion bombardment
- Sidewall passivation (polymer deposition)
- Low pressure operation (fewer collisions → more directional ions)
- Ion angular distribution characterized by:
where higher $n$ indicates more directional flux
4.2 Selectivity
Ratio of etch rates between materials:
- Mask selectivity: Target material vs. photoresist/hard mask
- Stop layer selectivity: Target material vs. underlying layer
Example selectivities required:
| Process | Selectivity Required |
|---|---|
| Oxide/Nitride | $> 20:1$ |
| Poly-Si/Oxide | $> 50:1$ |
| Si/SiGe (channel release) | $> 100:1$ |
4.3 Loading Effects
Microloading
Local depletion of reactive species in dense pattern regions:
where:
- $R_0$ = etch rate in isolated feature
- $\beta$ = loading coefficient
- $\rho_{local}$ = local pattern density
Macroloading
Wafer-scale depletion:
where $A_{exposed}$ is total exposed area fraction
4.4 Aspect Ratio Dependent Etching (ARDE)
Deep, narrow features etch slower due to transport limitations:
where $AR = \text{depth}/\text{width}$
Physical mechanisms:
1. Ion Shadowing
- Geometric shadowing angle:
2. Neutral Transport
- Knudsen diffusion coefficient:
- where $d$ is feature diameter
3. Byproduct Redeposition
- Sticking probability affects escape
4.5 Profile Anomalies
| Phenomenon | Description | Cause |
|---|---|---|
| Bowing | Lateral bulge in sidewall | Ion scattering off sidewalls |
| Notching | Lateral etching at interface | Charge buildup on insulators |
| Microtrenching | Deep spots at corners | Ion reflection at feature bottom |
| Footing | Undercut at bottom | Isotropic chemical component |
| Tapering | Non-vertical sidewalls | Insufficient passivation |
5. Mathematical Foundations
5.1 Surface Evolution Equation
General form for surface height $h(x,y,t)$:
where:
- $R_0$ = baseline etch rate
- $V(\theta)$ = visibility/flux function
- $\theta = \arctan(|\nabla h|)$
5.2 Ion Angular Distribution
At wafer surface, ion flux angular distribution:
Common models:
- Gaussian distribution:
- Thompson distribution (for sputtered neutrals):
5.3 Visibility Calculation
For a point on the surface, visibility to incoming flux:
where $\theta_{max}(\phi)$ is determined by local geometry (shadowing)
5.4 Surface Reaction Kinetics
Langmuir-Hinshelwood mechanism:
where surface coverages follow:
- $s_i$ = sticking coefficient
- $k_d$ = desorption rate
- $k_r$ = reaction rate
5.5 Plasma-Surface Interaction Yield
Ion-enhanced etch yield:
where:
- $Y_0$ = chemical baseline yield
- $Y_1$ = ion enhancement coefficient
- $E_{th}$ = threshold energy (~15-50 eV typically)
- $Y_{chem}$ = chemical enhancement factor
6. Modern Modeling Approaches
6.1 Hybrid Multi-Scale Frameworks
Coupling different scales:
<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
<rect x="0" y="0" width="760" height="470" fill="#0d1117"/>
<text x="380" y="28" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">Plasma Etch — RIE and Pattern Transfer</text>
<text x="380" y="48" fill="#8b98a5" font-size="12" text-anchor="middle">reactive ions + radicals selectively remove material through a patterned mask — the subtractive half of lithography</text>
<!-- === TOP: RIE chamber cross-section === -->
<rect x="25" y="62" width="430" height="155" rx="6" fill="#080d14" stroke="#233043" stroke-width="1.2"/>
<text x="240" y="82" fill="#e6edf3" font-size="11" text-anchor="middle" font-weight="600">RIE Chamber</text>
<!-- Chamber walls -->
<rect x="80" y="92" width="320" height="110" rx="8" fill="#0b1220" stroke="#3a4453" stroke-width="1"/>
<!-- Upper electrode (showerhead) -->
<rect x="110" y="98" width="260" height="14" rx="2" fill="#1a1520" stroke="#a78bfa" stroke-width="0.8"/>
<text x="240" y="108" fill="#c4b5fd" font-size="7.5" text-anchor="middle">Showerhead (gas inlet + upper electrode)</text>
<!-- Plasma glow region -->
<rect x="120" y="118" width="240" height="40" rx="3" fill="#14261f" stroke="#34d399" stroke-width="0.6" opacity="0.6"/>
<text x="240" y="135" fill="#6ee7b7" font-size="8" text-anchor="middle">Plasma (ions + radicals + electrons)</text>
<text x="240" y="148" fill="#6b7684" font-size="7" text-anchor="middle">CF₄, Cl₂, SF₆, O₂, Ar, C₄F₈...</text>
<!-- Ion bombardment arrows -->
<line x1="160" y1="158" x2="160" y2="172" stroke="#f87171" stroke-width="0.8"/>
<polygon points="157,170 160,176 163,170" fill="#f87171"/>
<line x1="200" y1="158" x2="200" y2="172" stroke="#f87171" stroke-width="0.8"/>
<polygon points="197,170 200,176 203,170" fill="#f87171"/>
<line x1="240" y1="158" x2="240" y2="172" stroke="#f87171" stroke-width="0.8"/>
<polygon points="237,170 240,176 243,170" fill="#f87171"/>
<line x1="280" y1="158" x2="280" y2="172" stroke="#f87171" stroke-width="0.8"/>
<polygon points="277,170 280,176 283,170" fill="#f87171"/>
<line x1="320" y1="158" x2="320" y2="172" stroke="#f87171" stroke-width="0.8"/>
<polygon points="317,170 320,176 323,170" fill="#f87171"/>
<text x="360" y="168" fill="#f87171" font-size="7">ions ↓</text>
<!-- Wafer on chuck -->
<rect x="130" y="178" width="220" height="10" rx="1" fill="#2a1a0a" stroke="#f59e0b" stroke-width="0.7"/>
<text x="240" y="186" fill="#fbbf24" font-size="6.5" text-anchor="middle">wafer</text>
<rect x="110" y="190" width="260" height="8" rx="1" fill="#0f1a2a" stroke="#60a5fa" stroke-width="0.7"/>
<text x="240" y="197" fill="#93c5fd" font-size="6" text-anchor="middle">ESC chuck (RF bias, He cooling)</text>
<!-- Labels -->
<text x="55" y="140" fill="#6b7684" font-size="7">RF power</text>
<text x="55" y="152" fill="#6b7684" font-size="7">source →</text>
<text x="55" y="190" fill="#6b7684" font-size="7">RF bias →</text>
<!-- === TOP RIGHT: Etch profile === -->
<rect x="470" y="62" width="265" height="155" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
<text x="602" y="82" fill="#e6edf3" font-size="10" text-anchor="middle" font-weight="600">Etch Profile Control</text>
<!-- Anisotropic profile -->
<rect x="490" y="100" width="30" height="8" rx="1" fill="#1a1520" stroke="#a78bfa" stroke-width="0.6"/>
<rect x="490" y="108" width="30" height="35" rx="0" fill="none" stroke="#34d399" stroke-width="1"/>
<text x="505" y="155" fill="#34d399" font-size="7.5" text-anchor="middle">anisotropic</text>
<text x="505" y="165" fill="#6b7684" font-size="6.5" text-anchor="middle">(ideal, vertical)</text>
<!-- Isotropic profile -->
<rect x="560" y="100" width="30" height="8" rx="1" fill="#1a1520" stroke="#a78bfa" stroke-width="0.6"/>
<path d="M560,108 C555,125 555,140 560,143 L590,143 C595,140 595,125 590,108" fill="none" stroke="#f87171" stroke-width="1"/>
<text x="575" y="155" fill="#f87171" font-size="7.5" text-anchor="middle">isotropic</text>
<text x="575" y="165" fill="#6b7684" font-size="6.5" text-anchor="middle">(undercut)</text>
<!-- Key metrics -->
<text x="490" y="185" fill="#8b98a5" font-size="8">CD control: ±1 nm (EUV node)</text>
<text x="490" y="199" fill="#8b98a5" font-size="8">Selectivity: > 10:1 (etch:mask)</text>
<text x="490" y="213" fill="#8b98a5" font-size="8">Aspect ratio: > 60:1 (3D NAND)</text>
<!-- === MIDDLE LEFT: Etch types === -->
<rect x="25" y="225" width="350" height="105" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
<text x="200" y="243" fill="#e6edf3" font-size="10" text-anchor="middle" font-weight="600">Etch Technologies</text>
<text x="45" y="263" fill="#60a5fa" font-size="8.5" font-weight="600">CCP RIE:</text>
<text x="105" y="263" fill="#8b98a5" font-size="8.5">capacitively coupled, dielectric etch</text>
<text x="45" y="279" fill="#34d399" font-size="8.5" font-weight="600">ICP/TCP:</text>
<text x="105" y="279" fill="#8b98a5" font-size="8.5">inductively coupled, high-density metal etch</text>
<text x="45" y="295" fill="#fbbf24" font-size="8.5" font-weight="600">ALE:</text>
<text x="80" y="295" fill="#8b98a5" font-size="8.5">atomic layer etch (1 monolayer/cycle, precision)</text>
<text x="45" y="311" fill="#c4b5fd" font-size="8.5" font-weight="600">Cryo-etch:</text>
<text x="110" y="311" fill="#8b98a5" font-size="8.5">-100°C, passivation-free HAR Si etch</text>
<text x="45" y="325" fill="#6b7684" font-size="8">Wet etch: isotropic, used for cleans and sacrificial release</text>
<!-- === MIDDLE RIGHT: Advanced challenges === -->
<rect x="390" y="225" width="345" height="105" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
<text x="562" y="243" fill="#e6edf3" font-size="10" text-anchor="middle" font-weight="600">Advanced Node Challenges</text>
<text x="410" y="263" fill="#f87171" font-size="8.5" font-weight="600">HAR etch (3D NAND):</text>
<text x="540" y="263" fill="#8b98a5" font-size="8.5">200+ layers, > 8 μm deep</text>
<text x="410" y="279" fill="#fbbf24" font-size="8.5" font-weight="600">LELE etch budget:</text>
<text x="535" y="279" fill="#8b98a5" font-size="8.5">sub-nm CD uniformity needed</text>
<text x="410" y="295" fill="#60a5fa" font-size="8.5" font-weight="600">GAA nanosheet release:</text>
<text x="555" y="295" fill="#8b98a5" font-size="8.5">selective SiGe vs Si removal</text>
<text x="410" y="311" fill="#34d399" font-size="8.5" font-weight="600">BEOL low-k damage:</text>
<text x="540" y="311" fill="#8b98a5" font-size="8.5">plasma damages porous dielectric</text>
<text x="410" y="325" fill="#6b7684" font-size="8">Equipment: Lam Research, TEL, Applied Materials</text>
<!-- === BOTTOM: Etch in process flow === -->
<rect x="25" y="340" width="710" height="62" rx="5" fill="#0b1220" stroke="#233043" stroke-width="1"/>
<text x="380" y="358" fill="#e6edf3" font-size="10" text-anchor="middle" font-weight="600">Etch Steps per Transistor (advanced node)</text>
<text x="100" y="380" fill="#60a5fa" font-size="9" text-anchor="middle" font-weight="600">Fin/NS etch</text>
<text x="100" y="394" fill="#8b98a5" font-size="8" text-anchor="middle">pattern the channel</text>
<text x="240" y="380" fill="#34d399" font-size="9" text-anchor="middle" font-weight="600">Gate etch</text>
<text x="240" y="394" fill="#8b98a5" font-size="8" text-anchor="middle">define gate length</text>
<text x="380" y="380" fill="#fbbf24" font-size="9" text-anchor="middle" font-weight="600">Spacer etch</text>
<text x="380" y="394" fill="#8b98a5" font-size="8" text-anchor="middle">self-aligned structures</text>
<text x="520" y="380" fill="#c4b5fd" font-size="9" text-anchor="middle" font-weight="600">Contact etch</text>
<text x="520" y="394" fill="#8b98a5" font-size="8" text-anchor="middle">HAR vias to S/D</text>
<text x="660" y="380" fill="#f87171" font-size="9" text-anchor="middle" font-weight="600">Trench etch</text>
<text x="660" y="394" fill="#8b98a5" font-size="8" text-anchor="middle">Cu damascene wiring</text>
<!-- Key insight -->
<rect x="25" y="410" width="710" height="26" rx="4" fill="#0b1220" stroke="#233043" stroke-width="0.8"/>
<text x="380" y="427" fill="#fbbf24" font-size="9.5" text-anchor="middle">Etch is the pattern transfer engine: lithography defines the pattern, etch carves it into silicon — at atomic precision.</text>
<text x="380" y="460" fill="#6b7684" font-size="11" text-anchor="middle">Modern chips have 60+ etch steps — each one must hold sub-nanometer uniformity across a 300mm wafer.</text>
</svg>
6.2 Machine Learning Integration
- Surrogate Models
- Train neural network on physics simulation outputs:
- Loss function:
- Physics-Informed Neural Networks (PINNs)
- Embed physics constraints in loss:
- Where $\mathcal{L}_{physics}$ enforces governing equations
- Virtual Metrology
- Predict CD, profile from chamber sensors:
6.3 Computational Lithography Integration
Major EDA tools couple lithography + etch:
1. Litho simulation → Resist profile $h_R(x,y)$ 2. Etch simulation → Final pattern $h_F(x,y)$ 3. Combined model: $$ CD_{final} = CD_{design} + \Delta_{OPC} + \Delta_{litho} + \Delta_{etch} $$
7. Challenges at Advanced Nodes
7.1 FinFET / Gate-All-Around (GAA)
- Fin Etch
- Sidewall angle uniformity: $90° \pm 1°$
- Width control: $\pm 1\ \text{nm}$ at $W_{fin} < 10\ \text{nm}$
- Channel Release
- Selective SiGe vs. Si etching
- Required selectivity: $> 100:1$
- Etch rate:
- Inner Spacer Formation
- Isotropic lateral etch in confined geometry
- Depth control: $\pm 0.5\ \text{nm}$
7.2 3D NAND
Extreme aspect ratio challenges:
| Generation | Layers | Aspect Ratio |
|---|---|---|
| 96L | 96 | ~60:1 |
| 128L | 128 | ~80:1 |
| 176L | 176 | ~100:1 |
| 232L+ | 232+ | ~150:1 |
Critical issues:
- ARDE variation across depth
- Bowing control
- Twisting in elliptical holes
7.3 EUV Patterning
- Very thin resists: $< 40\ \text{nm}$
- Hard mask stacks with multiple layers
- LER/LWR amplification:
- Target: $LER < 1.2\ \text{nm}$ ($3\sigma$)
7.4 Stochastic Effects
At small dimensions, statistical fluctuations dominate:
where $N_{events}$ = number of etching events per feature
8. Industry Tools
8.1 Commercial Software
| Category | Tools |
|---|---|
| TCAD/Process | Synopsys Sentaurus Process, Silvaco Victory Process |
| Virtual Fab | Coventor SEMulator3D |
| Equipment Vendor | Lam Research, Applied Materials (proprietary) |
| Computational Litho | Synopsys S-Litho, Siemens Calibre |
8.2 Research Tools
- MCFPM (Monte Carlo Feature Profile Model) - University of Illinois
- LAMMPS - Molecular dynamics
- SPARTA - Direct Simulation Monte Carlo
- OpenFOAM - Plasma fluid modeling
9. Future Directions
9.1 Digital Twins
Real-time chamber models for closed-loop process control:
9.2 Atomistic-Continuum Coupling
Seamless multi-scale simulation using:
- Adaptive mesh refinement
- Concurrent coupling methods
- Machine-learned interscale bridging
9.3 New Materials
Modeling requirements for:
- 2D materials (graphene, MoS$_2$, WS$_2$)
- High-$\kappa$ dielectrics
- Ferroelectrics (HfZrO)
- High-mobility channels (InGaAs, Ge)
9.4 Uncertainty Quantification
Predicting distributions, not just means:
Key metrics:
- Process capability: $C_{pk} = \frac{\min(USL - \mu, \mu - LSL)}{3\sigma}$
- Target: $C_{pk} > 1.67$ for production
Summary
Etch modeling spans from atomic-scale surface reactions to reactor-scale plasma physics to fab-level empirical correlations. The art lies in choosing the right abstraction level:
| Application | Model Type | Speed | Accuracy |
|---|---|---|---|
| Production OPC/EPC | Empirical/ML | ★★★★★ | ★★☆☆☆ |
| Process Development | Feature-scale | ★★★☆☆ | ★★★★☆ |
| Mechanism Research | Atomistic MD/MC | ★☆☆☆☆ | ★★★★★ |
| Equipment Design | Plasma + Feature | ★★☆☆☆ | ★★★★☆ |
As geometries shrink and structures become more 3D, accurate etch modeling becomes essential for first-time-right process development and continued yield improvement.
Related Topics
Explore 500+ Semiconductor & AI Topics
From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.