Post-Etch Residue and Cleaning is the critical semiconductor process step that removes polymeric, metallic, and organo-metallic residues left on wafer surfaces after plasma etching — where etch byproducts redeposit as sidewall polymers and surface contaminants that, if not removed, cause contact resistance increases, adhesion failures, and yield-killing defects, requiring specialized wet chemical or dry cleaning processes tailored to each etch step and material system.
Types of Post-Etch Residues
| Residue Type | Source | Composition | Impact if Not Removed |
|---|---|---|---|
| Sidewall polymer | Etch gas polymerization | CFₓ, CHFₓ, C-Si-O | Pattern distortion, contact issues |
| Metallic residue | Sputtered mask/metal | Ti, TiN, Cu, Al, Co | Electrical shorts, contamination |
| Oxide/sub-oxide | Oxidation during etch | SiOₓ, CuOₓ | High contact resistance |
| Photoresist residue | Incomplete resist strip | Carbon-based organic | Adhesion failure |
| Sputtered material | Physical sputtering from etch | Re-deposited etch target | Defects, roughness |
Post-Etch Cleaning Methods
| Method | Chemistry | Target Residue | Node Range |
|---|---|---|---|
| Wet chemical (EKC/ACT) | Organic solvent + amine | Polymer, resist residue | All nodes |
| Dilute HF (DHF) | 0.1-1% HF | Oxide residue | All nodes |
| SC-1 clean | NH₄OH + H₂O₂ | Particles, light organics | All nodes |
| Downstream ash | O₂ plasma (no ion bombardment) | Photoresist strip | All nodes |
| Dry clean (SiCoNi) | NH₃/NF₃ remote plasma → heat | Thin native oxide | ≤7 nm |
| Vapor HF | Gaseous HF | Selective oxide removal | ≤5 nm |
Critical Via Clean Example
<svg viewBox="0 0 578 340" xmlns="http://www.w3.org/2000/svg" style="max-width:100%;height:auto" role="img"><rect x="0" y="0" width="578" height="340" rx="12" fill="#0d1117"/><g font-family="ui-monospace,SFMono-Regular,Menlo,Consolas,"Liberation Mono",monospace" font-size="14"><text xml:space="preserve" x="20" y="31.7"><tspan fill="#c9d1d9">After via etch through dielectric to metal below:</tspan></text><text xml:space="preserve" x="20" y="50.7"></text><text xml:space="preserve" x="20" y="69.7"><tspan fill="#c9d1d9"> [Dielectric] Residues:</tspan></text><text xml:space="preserve" x="20" y="88.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> Via </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> 1. Sidewall polymer (CFₓ)</tspan></text><text xml:space="preserve" x="20" y="107.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">┌─────┐</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> 2. Bottom oxide (CuOₓ from exposed Cu)</tspan></text><text xml:space="preserve" x="20" y="126.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> 3. Cu sputter redeposition on sidewalls</tspan></text><text xml:space="preserve" x="20" y="145.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9">/////</tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">←</tspan><tspan fill="#c9d1d9"> Residue</tspan></text><text xml:space="preserve" x="20" y="164.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">└─────┘</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan></text><text xml:space="preserve" x="20" y="183.7"><tspan fill="#c9d1d9"> [Cu line below]</tspan></text><text xml:space="preserve" x="20" y="202.7"></text><text xml:space="preserve" x="20" y="221.7"><tspan fill="#c9d1d9">Cleaning sequence:</tspan></text><text xml:space="preserve" x="20" y="240.7"><tspan fill="#c9d1d9"> 1. O₂ downstream ash </tspan><tspan fill="#6e7681">→</tspan><tspan fill="#c9d1d9"> strip resist, remove bulk polymer</tspan></text><text xml:space="preserve" x="20" y="259.7"><tspan fill="#c9d1d9"> 2. Wet clean (EKC 265) </tspan><tspan fill="#6e7681">→</tspan><tspan fill="#c9d1d9"> dissolve remaining polymer, metallics</tspan></text><text xml:space="preserve" x="20" y="278.7"><tspan fill="#c9d1d9"> 3. DHF dip </tspan><tspan fill="#6e7681">→</tspan><tspan fill="#c9d1d9"> remove Cu oxide from via bottom</tspan></text><text xml:space="preserve" x="20" y="297.7"><tspan fill="#c9d1d9"> 4. DI water rinse </tspan><tspan fill="#6e7681">→</tspan><tspan fill="#c9d1d9"> remove cleaning chemicals</tspan></text><text xml:space="preserve" x="20" y="316.7"><tspan fill="#c9d1d9"> 5. N₂/IPA dry </tspan><tspan fill="#6e7681">→</tspan><tspan fill="#c9d1d9"> surface drying</tspan></text></g></svg>
Advanced Node Challenges
| Challenge | Issue | Solution |
|---|---|---|
| Damage-free cleaning | Cannot tolerate material loss at 3 nm features | Gentle chemistries, vapor-phase |
| Selectivity | Must remove residue without attacking exposed layers | Tuned pH, temperature, time |
| High-AR features | Cleaning solution must penetrate 20:1 AR vias | Ultrasonic/megasonic assist |
| Low-k preservation | Wet chemicals can damage porous low-k dielectric | Dry clean, supercritical CO₂ |
| Metal gate protection | Cannot expose HKMG stack to oxidizing chemistry | Reducing/neutral chemistry |
Cleaning Chemistry Design
| Property | Requirement | Range |
|---|---|---|
| pH | Tuned per material system | 2-12 |
| Temperature | Balance removal rate vs. damage | 20-80°C |
| Oxidizer | Control oxide formation | H₂O₂, O₃ concentration |
| Fluoride | Control oxide etch rate | 0.01-1% HF |
| Chelating agent | Solubilize metal residues | Organic acid, amine |
Post-etch residue removal is the housekeeping that makes every subsequent process step possible — even the most perfectly etched feature is useless if residues block electrical contact, cause adhesion failure, or introduce contamination, making post-etch cleaning one of the most numerous and critical process steps in the entire semiconductor manufacturing flow, performed after every single plasma etch operation.
Related Topics
Explore 500+ Semiconductor & AI Topics
From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.