Home Knowledge Base Fluorinated silicon dioxide, commonly called fluorinated silicate glass (FSG), is a silicon-oxide interlayer dielectric modified with fluorine to reduce its dielectric constant.

Fluorinated silicon dioxide, commonly called fluorinated silicate glass (FSG), is a silicon-oxide interlayer dielectric modified with fluorine to reduce its dielectric constant. It was an important early low-k material for back-end-of-line (BEOL) interconnects because it lowered wiring capacitance while remaining relatively compatible with established oxide deposition, etch, planarization, and integration processes.

Adding fluorine changes the local bonding and polarizability of the silicon-oxide network. Depending on composition and process conditions, dense FSG typically has a dielectric constant around 3.4 to 3.7, compared with roughly 3.9 to 4.1 for conventional undoped silicon dioxide. The reduction is modest compared with later carbon-doped and porous low-k materials, but it can still reduce interconnect RC delay, dynamic power, and capacitive coupling.

FSG is commonly deposited by plasma-enhanced chemical vapor deposition (PECVD). The precursor set may combine a silicon source, an oxidizer, and a fluorine-bearing gas. Film properties depend on fluorine concentration, plasma conditions, wafer temperature, chamber state, and post-deposition exposure. Integration engineers balance dielectric constant against density, mechanical strength, moisture behavior, fluorine stability, stress, and adhesion.

PropertyFSG behaviorIntegration significance
Dielectric constantLower than undoped oxideReduces interconnect capacitance and RC delay
Mechanical behaviorGenerally denser and stronger than porous low-k filmsEases etch, CMP, and packaging integration
Fluorine contentProvides the dielectric benefit but must remain controlledExcess or mobile fluorine can affect interfaces and reliability
Moisture responseProcess-dependent; absorbed water can raise $k$ and alter stabilityRequires controlled handling, capping, and qualification

The fluorine concentration cannot simply be increased without limit. Higher fluorine content may lower the dielectric constant, but it can also increase moisture sensitivity, change film stress, weaken adhesion, or allow fluorine-containing species to migrate toward neighboring layers. Water uptake is especially undesirable because water has a high dielectric constant and can undermine the electrical benefit while contributing to corrosion or reliability problems at susceptible interfaces.

FSG integration therefore relies on stable deposition conditions and effective barrier or cap layers. Typical qualification examines thickness and refractive index uniformity, fluorine concentration, dielectric constant, leakage, breakdown, stress, adhesion, moisture exposure, thermal stability, etch behavior, chemical-mechanical polishing compatibility, and interaction with metal and barrier materials. Chamber seasoning and clean history may also matter because they influence plasma chemistry and film composition.

Historically, FSG served as a practical bridge between conventional oxide and more aggressive low-k dielectrics. As interconnect capacitance became more limiting, many advanced processes moved to carbon-doped organosilicate glass and eventually porous ultralow-k materials with substantially lower dielectric constants. Those newer films improved electrical performance but introduced greater mechanical, plasma-damage, moisture, and packaging challenges. FSG remains useful where robustness and process compatibility outweigh the need for the lowest possible $k$ value.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#07141b"/>
  <rect x="24" y="24" width="712" height="422" rx="18" fill="#10232d" stroke="#577989" stroke-width="1.2"/>
  <text x="380" y="60" fill="#f5f8fa" font-size="20" font-weight="700" text-anchor="middle">Fluorinated Silicate Glass in BEOL</text>
  <text x="380" y="84" fill="#93acb8" font-size="12" text-anchor="middle">fluorine lowers oxide polarizability while integration controls stability</text>
  <rect x="95" y="130" width="570" height="145" rx="11" fill="#17343f" stroke="#5bc8df"/>
  <text x="380" y="158" fill="#b8edf7" font-size="14" font-weight="600" text-anchor="middle">Si-O network with controlled fluorine incorporation</text>
  <circle cx="180" cy="215" r="24" fill="#1a4b5b" stroke="#7bdaeb" stroke-width="2"/>
  <circle cx="290" cy="195" r="20" fill="#173946" stroke="#a9bec7" stroke-width="2"/>
  <circle cx="390" cy="225" r="24" fill="#1a4b5b" stroke="#7bdaeb" stroke-width="2"/>
  <circle cx="500" cy="195" r="20" fill="#173946" stroke="#a9bec7" stroke-width="2"/>
  <circle cx="580" cy="230" r="18" fill="#b38a2d" stroke="#ffd36c" stroke-width="2"/>
  <path d="M202 208L270 199M310 201L367 218M414 217L480 201M520 205L563 223" stroke="#8bb5c2" stroke-width="4"/>
  <text x="580" y="235" fill="#fff0be" font-size="12" font-weight="700" text-anchor="middle">F</text>
  <rect x="95" y="310" width="265" height="72" rx="9" fill="#0f2029" stroke="#5bc8df"/>
  <text x="228" y="338" fill="#8fe1ef" font-size="12" font-weight="600" text-anchor="middle">Electrical benefit</text>
  <text x="228" y="360" fill="#a9bec7" font-size="10" text-anchor="middle">lower capacitance and RC delay</text>
  <rect x="400" y="310" width="265" height="72" rx="9" fill="#0f2029" stroke="#f0b94c"/>
  <text x="532" y="338" fill="#ffd574" font-size="12" font-weight="600" text-anchor="middle">Integration controls</text>
  <text x="532" y="360" fill="#a9bec7" font-size="10" text-anchor="middle">fluorine, moisture, stress, and interfaces</text>
</svg>

In practice, FSG is best understood as a conservative low-k oxide: fluorine provides a measurable capacitance reduction, while dense-film process compatibility keeps integration manageable. Its success depends on controlling fluorine, moisture, interfaces, and thermal history as a connected reliability system.

fluorinated silicon dioxide (fsg)fluorinated silicon dioxidefsgbeol

Explore 500+ Semiconductor & AI Topics

From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.