Home Knowledge Base HPC Interconnect Topologies

HPC Interconnect Topologies are the network architectures that connect thousands to millions of compute nodes in supercomputers and data centers — where the choice of topology (fat tree, torus, dragonfly) determines the bisection bandwidth, latency, scalability, and cost that ultimately dictate whether the system can efficiently run communication-intensive parallel applications at scale.

Why Topology Matters

A parallel application running on 10,000 nodes generates enormous inter-node communication (MPI collectives, parameter synchronization, halo exchanges). If the network topology creates bottlenecks where too many flows compete for the same links, application performance degrades catastrophically — even if every individual node has abundant compute power.

Major Topologies

Performance Metrics

MetricFat Tree3D TorusDragonfly
DiameterO(log N)O(N^(1/3))O(1) (constant 3-4 hops)
Bisection BWFullO(N^(2/3))Moderate
Switch CountHighLowModerate
Best ForGeneral-purposeNearest-neighborMixed workloads

HPC Interconnect Topologies are the highway system of supercomputing — determining whether data flows freely between any two compute nodes or gets stuck in traffic jams that starve processors of the data they need to keep computing.

interconnect topology hpctorus networkfat tree networkdragonfly topologyhpc network architecture

Explore 500+ Semiconductor & AI Topics

From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.