Home Knowledge Base Multi-Patterning Aware Routing (MPO Routing)

Multi-Patterning Aware Routing (MPO Routing) is the physical design routing methodology that assigns wires to specific lithographic masks (colors) while ensuring no two segments of the same color violate the minimum pitch of their shared patterning step — extending routing algorithms from two-dimensional wire placement to color-aware three-dimensional assignment that satisfies both electrical design rules and lithographic patterning constraints simultaneously. At 14nm and below, every critical metal layer uses SADP or SAQP, making MPO-aware routing essential for tapeout.

Multi-Patterning Coloring Fundamentals

Coloring Conflicts

Routing with MPO Constraints

Stage 1: Global Routing

Stage 2: Detailed Routing + Coloring

Cut Masks

SAQP Routing (4-Coloring)

Layer Assignment for MPO

Design Rules for MPO

RuleDescription
Same-color spacingSegments same color: ≥2 × min pitch
Different-color spacingSegments different color: ≥ 1 × min pitch
Color-dependent spacingSome tools use fixed color → spacing depends on relative color
Self-conflict checkEvery loop must be even-cycle colorable → DRC check

EDA Tool Support

MPO-aware routing is the lithographic constraint that fundamentally changed physical design at advanced nodes — by forcing routing algorithms to simultaneously solve wire placement and coloring for multi-patterning, MPO routing transforms a two-dimensional problem into a higher-dimensional optimization that determines not just whether nets connect but whether the mask set can physically print the design, making color-aware routing a non-optional capability for any EDA flow targeting 7nm and below.

multi patterning routingmpo routingodd cyclelayer assignment mpoself conflict mpocolor aware routing

Explore 500+ Semiconductor & AI Topics

From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.