Nanowire Transistor Process is the fabrication methodology for creating cylindrical or near-cylindrical silicon channels with diameters of 3-10nm and gate-all-around geometry — providing the ultimate electrostatic control for sub-5nm technology nodes by maximizing the gate-to-channel coupling through the highest surface-to-volume ratio of any transistor architecture, enabling operation at gate lengths below 8nm with near-ideal subthreshold characteristics.
Nanowire Formation Methods:
- Top-Down Patterning: start with Si fin structure; iterative oxidation-etch cycles thin the fin to nanowire dimensions; thermal oxidation at 800-900°C consumes Si (0.44nm Si → 1nm SiO₂); HF strip removes oxide; repeat 5-10 cycles to achieve 5-8nm diameter; diameter uniformity <1nm (3σ) challenging due to LER amplification
- Bottom-Up Growth: vapor-liquid-solid (VLS) mechanism using Au catalyst nanoparticles; SiH₄ precursor at 450-600°C; nanowire grows vertically from substrate; diameter controlled by catalyst particle size (5-50nm); single-crystal Si with <110> or <111> orientation; not compatible with CMOS fab due to Au contamination
- Superlattice Thinning: epitaxial Si/SiGe stack similar to nanosheet process; after SiGe release, thermal oxidation thins Si sheets to nanowire dimensions; oxidation consumes Si from all exposed surfaces; final diameter 4-8nm; circular cross-section achieved with optimized oxidation time/temperature
- Selective Epitaxial Growth: pattern catalyst sites or seed regions; selective Si epitaxy grows nanowires only from designated locations; diameter 10-30nm; vertical or horizontal orientation depending on growth conditions; integration with planar CMOS challenging
Horizontal Nanowire Integration:
- Channel Dimensions: nanowire diameter 5-8nm (3nm node), 3-5nm (2nm node); length equals gate length (10-15nm); multiple nanowires (3-6) stacked vertically with 12-15nm spacing; total effective width = π × diameter × number of wires
- Electrostatic Advantage: gate wraps completely around cylindrical channel; natural length scale λ = √(ε_si × t_ox × d_wire / 4ε_ox) where d_wire is diameter; for 6nm wire with 0.8nm EOT, λ ≈ 2nm enabling excellent short-channel control at 10nm gate length
- Quantum Confinement: 5nm diameter approaches 1D quantum wire regime; subband splitting 50-100 meV affects transport; effective mass modification changes mobility; ballistic transport fraction increases (mean free path ~10nm comparable to gate length)
- Fabrication Challenges: suspended nanowire mechanical stability; sagging under gravity for long spans (>100nm); surface roughness scattering dominates mobility (roughness <0.5nm RMS required); diameter variation directly impacts Vt (±1nm diameter → ±50mV Vt shift)
Vertical Nanowire Architecture:
- Bottom-Up Approach: nanowires grown vertically from substrate; gate wraps around vertical channel; S/D contacts at top and bottom; footprint = nanowire diameter (5-10nm) vs horizontal GAA footprint ~100-200nm²; 10-20× density advantage
- Top-Down Vertical Etch: deep Si etch (100-200nm) creates vertical pillars; diameter defined by lithography and etch trim; aspect ratio 10:1 to 20:1; etch profile control critical (sidewall angle >89°); diameter uniformity <10% required
- Gate Stack Wrapping: conformal ALD deposits HfO₂ and metal gate around vertical nanowire; step coverage >95% from bottom to top; gate length = vertical height of gate electrode (20-50nm); longer gate improves electrostatics but increases capacitance
- S/D Formation: bottom S/D formed in substrate before nanowire growth; top S/D formed by selective epitaxy or ion implantation after gate formation; contact resistance critical (vertical current path); silicide or metal contact at top
Process Integration Challenges:
- Inner Spacer for Nanowires: even more critical than nanosheet due to smaller dimensions; spacer thickness 2-3nm; conformal deposition on cylindrical surface; selective etch to remove from channel region while preserving between nanowire and S/D; SiOCN or SiCO deposited by ALD at 300-400°C
- Gate Stack Conformality: HfO₂ ALD must achieve >98% conformality (top:bottom thickness ratio) around 5nm diameter wire; precursor diffusion into narrow gaps between stacked wires; purge time 5-10× longer than planar process; deposition temperature <300°C to prevent nanowire oxidation
- Doping Challenges: ion implantation ineffective for 5nm diameter (straggle comparable to wire size); in-situ doped S/D epitaxy required; dopant activation anneal without nanowire oxidation or dopant diffusion; millisecond laser anneal or flash anneal at 1100-1200°C for <1ms
- Parasitic Resistance: nanowire resistance = ρ × L / (π × r²) scales unfavorably with diameter; 5nm diameter, 15nm length, ρ=1mΩ·cm → 190Ω per wire; requires 4-6 parallel wires to achieve acceptable resistance; S/D contact resistance dominates total resistance
Performance Characteristics:
- Drive Current: 3-wire stack with 6nm diameter achieves 1.2-1.5 mA/μm (normalized to footprint width) for NMOS at Vdd=0.75V; lower than nanosheet due to quantum confinement mobility degradation and higher series resistance
- Subthreshold Slope: 62-65 mV/decade maintained to 8nm gate length; DIBL <15 mV/V; off-state leakage <10 pA/μm; near-ideal electrostatics due to optimal gate coupling
- Variability: diameter variation is dominant source; ±0.5nm diameter variation → ±30mV Vt variation; line-edge roughness amplified during thinning process; statistical Vt variation σVt = 20-30mV for 6nm diameter wires
- Scaling Roadmap: 2nm node targets 4-5nm diameter with 4-5 wire stack; 1nm node may use 3nm diameter approaching quantum dot regime; vertical nanowire architecture becomes necessary for continued density scaling beyond 2nm
Nanowire transistor processes represent the ultimate evolution of silicon CMOS scaling — pushing electrostatic control to its physical limit through cylindrical gate-all-around geometry, but facing fundamental challenges from quantum confinement, surface roughness, and series resistance that may define the end of classical CMOS scaling in the early 2030s.