Open Fault in IC testing refers to an unintended break in an electrical connection, creating a high-impedance or floating node instead of the designed low-impedance path.
What Is an Open Fault?
- Cause: Missing via, cracked metal, lifted bond, under-etching
- Behavior: Floating nodes, intermittent failures, stuck-at behavior
- Detection: IDDQ testing, transition delay test, connectivity test
- Contrast: Opposite of short/bridge faults (extra connections)
Why Open Fault Detection Matters
Opens are harder to detect than shorts because floating nodes may capacitively couple to correct values, causing test escapes that fail in the field.
<svg viewBox="0 0 569 207" xmlns="http://www.w3.org/2000/svg" style="max-width:100%;height:auto" role="img"><rect x="0" y="0" width="569" height="207" rx="12" fill="#0d1117"/><g font-family="ui-monospace,SFMono-Regular,Menlo,Consolas,"Liberation Mono",monospace" font-size="14"><text xml:space="preserve" x="20" y="31.7"><tspan fill="#c9d1d9">Open Fault Example:</tspan></text><text xml:space="preserve" x="20" y="50.7"><tspan fill="#c9d1d9">Normal: Open Fault:</tspan></text><text xml:space="preserve" x="20" y="69.7"><tspan fill="#c9d1d9">VDD </tspan><tspan fill="#6e7681">──┬──</tspan><tspan fill="#c9d1d9"> Output VDD </tspan><tspan fill="#6e7681">──┬──</tspan><tspan fill="#c9d1d9"> Output</tspan></text><text xml:space="preserve" x="20" y="88.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> ╳ (break)</tspan></text><text xml:space="preserve" x="20" y="107.7"><tspan fill="#c9d1d9"> [R] [R]</tspan></text><text xml:space="preserve" x="20" y="126.7"><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan><tspan fill="#c9d1d9"> </tspan><tspan fill="#6e7681">│</tspan></text><text xml:space="preserve" x="20" y="145.7"><tspan fill="#c9d1d9">GND </tspan><tspan fill="#6e7681">──┘</tspan><tspan fill="#c9d1d9"> GND </tspan><tspan fill="#6e7681">──┘</tspan></text><text xml:space="preserve" x="20" y="164.7"></text><text xml:space="preserve" x="20" y="183.7"><tspan fill="#c9d1d9">Output = defined Output = floating (may appear correct)</tspan></text></g></svg>
Testing Strategies for Opens:
| Method | Coverage | Limitation |
|---|---|---|
| Stuck-at ATPG | Partial | Miss weak opens |
| Transition delay | Good | Requires two-pattern |
| IDDQ | Excellent | Slow, needs quiescent |
| Open-specific ATPG | Best | Complex pattern generation |
open faultopen defectfloating node test
Explore 500+ Semiconductor & AI Topics
From EUV lithography to CUDA optimization — search the full knowledge base or chat with our AI assistant.