Passivation is the deliberate formation of a chemically stable, protective layer that quiets a semiconductor surface electrically and seals it physically. The word covers two jobs a working chip cannot live without: terminating the reactive dangling bonds left wherever a crystal is cut or a film is stopped, and shielding the finished device from the moisture, mobile ions, and mechanical insults of the outside world. A surface without passivation is a surface full of traps and corrosion paths — carriers recombine there, threshold voltages drift, and metal lines fail. Passivation turns that liability into a controlled, reliable boundary, which is why the term reappears at almost every stage of the process flow, from the gate stack to the final overcoat to the walls of an etched trench.

Final passivation is the protective overcoat deposited after the last metal layer. A dense PECVD silicon nitride ($\text{Si}_3\text{N}_4$) film, usually over an oxide or silicon-oxynitride buffer and capped with a photo-definable polyimide, blankets the entire die and is opened only over the bond pads. Silicon nitride is the workhorse here because its density and network structure make it an excellent barrier to water vapor and to mobile sodium and potassium ions — the classic contaminants that drift under bias and wreck threshold stability. The layer also absorbs handling, probing, and packaging stress. Its integrity is exactly what accelerated-reliability tests such as HAST (highly accelerated temperature and humidity stress) and autoclave are built to probe: a single pinhole in the passivation is a direct path to corrosion and early failure.

Interface passivation is the electrical half of the story. At any silicon-to-dielectric boundary, unsatisfied bonds create interface traps whose areal density is written $D_{it}$ (states per $\text{cm}^2$ per eV). These traps capture and release carriers, degrading channel mobility, smearing the subthreshold slope, shifting $V_T$, and raising $1/f$ noise. The standard cure is a forming-gas anneal in dilute hydrogen ($\text{H}_2/\text{N}_2$, near 400 °C): hydrogen diffuses to the interface and chemically ties off the dangling bonds, driving $D_{it}$ down by one to two orders of magnitude. In high-κ gate stacks the same principle governs the thin interfacial $\text{SiO}_2$ layer and its post-deposition anneal, which trade a little capacitance for a quiet, trap-free channel.

Field-effect passivation shields a surface without chemically touching every bond. Atomic-layer-deposited aluminum oxide ($\text{Al}_2\text{O}_3$) carries a high negative fixed charge $Q_f$; the field it sets up repels minority carriers from the surface so they never reach the traps to recombine. The figure of merit is the surface recombination velocity $S$, and its effect on carrier lifetime is direct:

where $W$ is the wafer or device thickness. Driving $S$ from thousands down to a few centimeters per second is precisely how a modern silicon solar cell reaches high efficiency, and the same trick keeps CMOS image sensors dark-current-low and power devices leakage-quiet.

Process passivation controls the shape of an etch. During plasma etching, fluorocarbon feed gases such as $\text{C}_4\text{F}_8$ deposit a thin carbon-rich polymer on every exposed surface. Directional ion bombardment continuously clears that polymer from horizontal surfaces while the sidewalls stay protected, so material is removed straight down and the profile comes out vertical. The Bosch process for deep silicon etching pushes this to its logical end, alternating a passivation step with an $\text{SF}_6$ etch step to cut the high-aspect-ratio trenches of through-silicon vias and MEMS. The balance is delicate: too much passivation causes etch stop or grass, while too little gives isotropic undercut.

One word, the whole flow. Interface passivation sets device quality, field-effect passivation sets recombination and leakage, final passivation sets reliability, and sidewall passivation sets etch fidelity — a single concept that resurfaces wherever a surface has to be made trustworthy.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#0d1117"/>
  <defs>
    <marker id="pvBlueArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#60a5fa"/></marker>
    <marker id="pvGreenArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#34d399"/></marker>
    <marker id="pvGoldArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#fbbf24"/></marker>
    <marker id="pvRedArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#f87171"/></marker>
    <filter id="pvGlow" x="-100%" y="-100%" width="300%" height="300%"><feGaussianBlur stdDeviation="4" result="b"/><feMerge><feMergeNode in="b"/><feMergeNode in="SourceGraphic"/></feMerge></filter>
  </defs>

  <text x="380" y="30" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">Passivation — Quiet the Surface, Then Seal It</text>
  <text x="380" y="52" fill="#8b98a5" font-size="12.5" text-anchor="middle">one idea across the flow: terminate dangling bonds, repel carriers, block contaminants, and shape the etch</text>

  <g transform="translate(24 84)">
    <text x="356" y="-9" fill="#e6edf3" font-size="10.5" font-weight="700" text-anchor="middle">INTERFACE · FIELD-EFFECT · FINAL OVERCOAT · ETCH SIDEWALL</text>
    <rect width="712" height="252" rx="13" fill="#10151b" stroke="#3a4453" stroke-width="1.5"/>

    <!-- Panel A: finished die overcoat -->
    <g transform="translate(13 20)">
      <rect width="224" height="214" rx="10" fill="#111923" stroke="#405267"/>
      <text x="112" y="18" fill="#93c5fd" font-size="9.5" font-weight="700" text-anchor="middle">FINISHED DIE — OVERCOAT</text>
      <g transform="translate(16 30)">
        <rect x="0" y="10" width="192" height="18" rx="2" fill="#a78bfa" fill-opacity=".28" stroke="#a78bfa"/>
        <text x="96" y="23" fill="#e9d5ff" font-size="8" text-anchor="middle">polyimide buffer</text>
        <rect x="0" y="28" width="192" height="22" rx="2" fill="#34d399" fill-opacity=".26" stroke="#34d399"/>
        <text x="96" y="42" fill="#6ee7b7" font-size="8.5" font-weight="700" text-anchor="middle">SiN passivation</text>
        <rect x="0" y="50" width="192" height="18" rx="2" fill="#52647b" fill-opacity=".30" stroke="#8b98a5"/>
        <text x="96" y="63" fill="#cbd5e1" font-size="8" text-anchor="middle">ILD / oxide</text>
        <rect x="0" y="68" width="192" height="18" fill="#1b2430" stroke="#46525f"/>
        <rect x="14" y="71" width="42" height="12" rx="2" fill="#fbbf24" fill-opacity=".55"/>
        <rect x="118" y="71" width="42" height="12" rx="2" fill="#fbbf24" fill-opacity=".55"/>
        <text x="96" y="81" fill="#fde68a" font-size="7.5" text-anchor="middle">top metal</text>
        <rect x="0" y="86" width="192" height="62" rx="2" fill="#0f151d" stroke="#405267"/>
        <text x="96" y="120" fill="#8b98a5" font-size="8" text-anchor="middle">silicon + devices</text>
        <!-- bond pad opening -->
        <rect x="150" y="8" width="42" height="42" fill="#0d1117"/>
        <rect x="150" y="50" width="42" height="20" fill="#fbbf24" fill-opacity=".8"/>
        <path d="M171 4v6M150 8h42" stroke="#fbbf24" stroke-width="1.2"/>
        <text x="171" y="-1" fill="#fde68a" font-size="7.5" text-anchor="middle">bond pad</text>
      </g>
      <text x="112" y="200" fill="#8b98a5" font-size="7.6" text-anchor="middle">blocks H₂O · Na⁺ · scratch; opened only at pads</text>
    </g>

    <!-- Panel B: interface passivation -->
    <g transform="translate(249 20)">
      <rect width="224" height="214" rx="10" fill="#111923" stroke="#405267"/>
      <text x="112" y="18" fill="#6ee7b7" font-size="9.5" font-weight="700" text-anchor="middle">INTERFACE — TIE OFF BONDS</text>
      <text x="112" y="34" fill="#8b98a5" font-size="7.8" text-anchor="middle">forming-gas H₂ anneal · ALD Al₂O₃ adds Qf &lt; 0</text>
      <path d="M112 44v96" stroke="#3a4453" stroke-width="1" stroke-dasharray="4 3"/>
      <text x="58" y="56" fill="#fca5a5" font-size="7.8" text-anchor="middle">dangling → traps</text>
      <text x="166" y="56" fill="#6ee7b7" font-size="7.8" text-anchor="middle">H terminated</text>
      <rect x="16" y="140" width="192" height="52" rx="4" fill="#0f151d" stroke="#405267"/>
      <text x="112" y="160" fill="#8b98a5" font-size="8" text-anchor="middle">silicon crystal</text>
      <g stroke="#60a5fa" stroke-width="1.4">
        <path d="M40 140v-18M70 140v-18M100 140v-18"/>
      </g>
      <g fill="#f87171">
        <circle cx="40" cy="118" r="3.4"/><circle cx="70" cy="118" r="3.4"/><circle cx="100" cy="118" r="3.4"/>
      </g>
      <g stroke="#34d399" stroke-width="1.4">
        <path d="M132 140v-18M162 140v-18M192 140v-18"/>
      </g>
      <g fill="#34d399" stroke="#bbf7d0" stroke-width=".5">
        <circle cx="132" cy="116" r="4.6"/><circle cx="162" cy="116" r="4.6"/><circle cx="192" cy="116" r="4.6"/>
      </g>
      <g fill="#052e16" font-size="6.5" font-weight="700" text-anchor="middle">
        <text x="132" y="118.5">H</text><text x="162" y="118.5">H</text><text x="192" y="118.5">H</text>
      </g>
      <g fill="#8b98a5" font-size="7.6" text-anchor="middle">
        <circle cx="40" cy="146" r="3" fill="#60a5fa"/><circle cx="70" cy="146" r="3" fill="#60a5fa"/><circle cx="100" cy="146" r="3" fill="#60a5fa"/>
        <circle cx="132" cy="146" r="3" fill="#60a5fa"/><circle cx="162" cy="146" r="3" fill="#60a5fa"/><circle cx="192" cy="146" r="3" fill="#60a5fa"/>
      </g>
      <path d="M92 90h40" stroke="#34d399" stroke-width="2" marker-end="url(#pvGreenArrow)"/>
      <text x="112" y="86" fill="#6ee7b7" font-size="7.6" text-anchor="middle">Dit ↓ 10–100×</text>
      <text x="112" y="204" fill="#8b98a5" font-size="7.6" text-anchor="middle">low Dit → mobility, stable V_T, low 1/f noise</text>
    </g>

    <!-- Panel C: etch sidewall passivation -->
    <g transform="translate(485 20)">
      <rect width="224" height="214" rx="10" fill="#111923" stroke="#405267"/>
      <text x="112" y="18" fill="#fdba74" font-size="9.5" font-weight="700" text-anchor="middle">ETCH — SIDEWALL POLYMER</text>
      <g transform="translate(16 30)">
        <rect x="0" y="18" width="192" height="150" rx="3" fill="#0f151d" stroke="#405267"/>
        <!-- trench cut -->
        <rect x="72" y="18" width="48" height="140" fill="#0d1117"/>
        <!-- sidewall polymer -->
        <rect x="66" y="18" width="6" height="140" fill="#fb923c" fill-opacity=".85"/>
        <rect x="120" y="18" width="6" height="140" fill="#fb923c" fill-opacity=".85"/>
        <!-- etched floor -->
        <rect x="72" y="150" width="48" height="8" fill="#34d399" fill-opacity=".7"/>
        <!-- ions -->
        <g stroke="#60a5fa" stroke-width="1.8" marker-end="url(#pvBlueArrow)">
          <path d="M84 2v138"/><path d="M96 2v138"/><path d="M108 2v138"/>
        </g>
        <text x="96" y="-2" fill="#93c5fd" font-size="7.5" text-anchor="middle">directional ions</text>
        <path d="M60 88h-14" stroke="#fb923c" stroke-width="1.6" marker-end="url(#pvGoldArrow)"/>
        <text x="30" y="86" fill="#fdba74" font-size="7.4" text-anchor="middle">C₄F₈</text>
        <text x="30" y="96" fill="#fdba74" font-size="7.4" text-anchor="middle">polymer</text>
        <path d="M138 150h16" stroke="#34d399" stroke-width="1.6" marker-end="url(#pvGreenArrow)"/>
        <text x="168" y="146" fill="#6ee7b7" font-size="7.4" text-anchor="middle">floor</text>
        <text x="168" y="156" fill="#6ee7b7" font-size="7.4" text-anchor="middle">etched</text>
      </g>
      <text x="112" y="204" fill="#8b98a5" font-size="7.6" text-anchor="middle">Bosch: passivate ↔ SF₆ etch → deep TSV / MEMS</text>
    </g>
  </g>

  <!-- Bottom left: lifetime math -->
  <g transform="translate(24 352)">
    <text x="165" y="-10" fill="#6ee7b7" font-size="10.5" font-weight="700" text-anchor="middle">SURFACE RECOMBINATION SETS LIFETIME</text>
    <rect width="330" height="92" rx="12" fill="#101d1a" stroke="#33705e" stroke-width="1.5"/>
    <text x="165" y="34" fill="#e6edf3" font-size="14" font-weight="700" text-anchor="middle">1/τ_eff = 1/τ_bulk + 2S / W</text>
    <text x="165" y="56" fill="#8b98a5" font-size="8.4" text-anchor="middle">S = surface recombination velocity · W = thickness</text>
    <text x="165" y="74" fill="#6ee7b7" font-size="8.6" text-anchor="middle">good passivation drives S from thousands → a few cm/s</text>
  </g>

  <!-- Bottom right: why it reappears -->
  <g transform="translate(370 352)">
    <text x="171" y="-10" fill="#fbbf24" font-size="10.5" font-weight="700" text-anchor="middle">WHY IT REAPPEARS EVERYWHERE</text>
    <rect width="342" height="92" rx="12" fill="#17150f" stroke="#745d1d" stroke-width="1.5"/>
    <g transform="translate(16 14)" font-size="8.4" fill="#8b98a5">
      <circle cx="4" cy="6" r="3" fill="#34d399"/><text x="14" y="9">interface → device quality (mobility, V_T)</text>
      <circle cx="4" cy="24" r="3" fill="#60a5fa"/><text x="14" y="27">field-effect → recombination and leakage</text>
      <circle cx="4" cy="42" r="3" fill="#a78bfa"/><text x="14" y="45">final overcoat → reliability and lifetime</text>
      <circle cx="4" cy="60" r="3" fill="#fb923c"/><text x="14" y="63">sidewall → anisotropy and etch fidelity</text>
    </g>
  </g>

  <text x="380" y="458" fill="#6b7684" font-size="11" text-anchor="middle">Passivation makes a surface trustworthy — electrically quiet, chemically sealed, and physically protected across the whole flow.</text>
</svg>

Understanding passivation end to end — interface, field-effect, overcoat, and sidewall — is exactly the kind of cross-domain process insight the Chip Foundry Services platform brings together, connecting device physics, reliability engineering, and etch process control in one place.