PLL jitter and phase noise are the short-term timing errors that appear on the clock generated by a phase-locked loop. They matter because a tiny timing variation at the clock edge can become a large noise problem in high-speed serial links, ADC sampling, RF transceivers, and memory interfaces. In other words, the PLL is not just creating a frequency; it is also shaping the quality of that timing waveform.

The main sources of jitter are divided into random and deterministic components. Random jitter comes from thermal noise and device noise in the VCO, charge pump, divider, and reference circuitry. Deterministic jitter comes from periodic coupling, substrate noise, supply ripple, reference spurs, duty-cycle distortion, and digital switching events. A good PLL design minimizes both, because the total timing error is what the downstream circuit actually experiences.

Phase noise is the spectral view of the same problem. A low-noise PLL shows small sidebands around the carrier, while a noisy PLL has broader skirts and more spurious content. Designers often trade off loop bandwidth, damping, reference multiplication, and divider settings to get the right balance between lock speed, reference spur suppression, and integrated jitter.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#061018"/>
  <rect x="24" y="24" width="712" height="422" rx="18" fill="#101b28" stroke="#51677d" stroke-width="1.2"/>
  <text x="380" y="62" fill="#f4f7fb" font-size="20" font-weight="700" text-anchor="middle">PLL Jitter and Phase Noise</text>
  <text x="380" y="86" fill="#8ca3b8" font-size="12" text-anchor="middle">clock quality is shaped by noise, spurs, and loop dynamics</text>
  <rect x="120" y="135" width="520" height="190" rx="12" fill="#121d2b" stroke="#60798f"/>
  <rect x="160" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#60a5fa"/>
  <text x="220" y="203" fill="#8bd3ff" font-size="12" text-anchor="middle">Reference</text>
  <rect x="320" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#34d399"/>
  <text x="380" y="203" fill="#6ee7b7" font-size="12" text-anchor="middle">PLL Loop</text>
  <rect x="480" y="170" width="120" height="70" rx="8" fill="#162634" stroke="#fbbf24"/>
  <text x="540" y="203" fill="#fcd34d" font-size="12" text-anchor="middle">Clock Output</text>
  <path d="M280 205h40" stroke="#8bd3ff" stroke-width="2" marker-end="url(#arrow)"/>
  <path d="M440 205h40" stroke="#6ee7b7" stroke-width="2" marker-end="url(#arrow)"/>
  <rect x="140" y="345" width="480" height="40" rx="8" fill="#0e1722" stroke="#5d7488"/>
  <text x="380" y="370" fill="#8ca3b8" font-size="10" text-anchor="middle">good PLL design improves timing fidelity, not just lock speed</text>
  <defs><marker id="arrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto"><path d="M0 0L10 5L0 10Z" fill="#fbbf24"/></marker></defs>
</svg>

In practice, PLL jitter is judged by the integrated phase error over the bandwidth of interest, not only by the peak-to-peak value at one instant. That is why PLL quality metrics such as integrated jitter, phase noise plot, spur level, lock time, and recovery behavior are so important in real silicon.