Process variation is the unavoidable statistical fluctuation in transistor and interconnect parameters that occurs during semiconductor manufacturing — no two transistors on a wafer are exactly identical because lithography, etching, deposition, implant, and CMP all have finite precision. At 3–5 nm nodes, a single atomic layer of thickness difference in the gate oxide or one fewer dopant atom in the channel can shift a transistor's threshold voltage by 20–50 mV, potentially causing timing failures, SRAM instability, or yield loss across billions of devices on a die.

Why variation matters more at advanced nodes. As transistors shrink, the absolute magnitudes of physical dimensions (gate length, fin width, oxide thickness) approach atomic scales. A "1 nm of variation" that was <1% of the total at 180 nm is now 5–10% of the total at 5 nm. Statistical fluctuations that were averaged over millions of atoms in a large device now involve only hundreds of atoms — making each transistor measurably different from its neighbor.

Types of process variation:

Random dopant fluctuation (RDF) — the dominant mismatch source. In a modern FinFET with channel volume of ~20 nm × 7 nm × 5 nm, the total number of dopant atoms in the channel is only ~50–200. Poisson statistics dictate that the standard deviation in dopant count scales as $\sqrt{N}$ — so ±10–15% fluctuation in local doping is inevitable. This causes threshold-voltage mismatch:

where $A_{VT}$ is the Pelgrom mismatch coefficient (typically 1–3 mV·µm for modern FinFETs) and $W \cdot L$ is the transistor area. Smaller transistors have proportionally larger $\sigma_{V_t}$ — which is why minimum-size SRAM cells are the most sensitive to variation and determine the minimum operating voltage (Vmin) of the chip.

Line-edge roughness (LER). Photoresist and etch introduce random roughness on the edges of patterned features. At 193i or EUV, LER is typically 2–4 nm (3σ). On a 20 nm gate, that's 10–20% of the feature width — causing random gate-length variation and threshold-voltage shifts. LER is the leading resolution limiter for EUV and the primary driver for the transition to metal-oxide resists (see the CFS photoresist keyword).

How variation flows through to chip performance:

• Timing: A slow transistor on a critical path makes the path fail timing at the target frequency — requiring guardbands (run slower) or redundancy.
• Power: Fast transistors have higher leakage — worst-case leakage corners drive thermal design.
• SRAM yield: 6T SRAM cells with mismatched transistors may fail read/write — Vmin is set by the weakest cell among billions. The CFS SRAM Simulator at /sram models this.
• Analog matching: Differential pairs with Vt mismatch create offset voltage — limits ADC/DAC resolution.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="Segoe UI,Arial,sans-serif"><rect width="760" height="470" fill="#0d1117"/><defs><marker id="ab" markerWidth="8" markerHeight="8" refX="6.5" refY="3" orient="auto"><path d="M0,0 L7,3 L0,6 Z" fill="#60a5fa"/></marker><marker id="ar" markerWidth="8" markerHeight="8" refX="6.5" refY="3" orient="auto"><path d="M0,0 L7,3 L0,6 Z" fill="#f87171"/></marker><marker id="ah" markerWidth="8" markerHeight="8" refX="6.5" refY="3" orient="auto"><path d="M0,0 L7,3 L0,6 Z" fill="#8b949e"/></marker></defs><text x="20" y="30" fill="#e6edf3" font-size="19" font-weight="700">Process variation: why no two transistors are identical</text><text x="20" y="50" fill="#8b949e" font-size="12.5">Atomic-scale randomness spreads threshold voltage, so every chip lands somewhere on a speed-and-leakage distribution.</text><rect x="20" y="66" width="226" height="298" rx="7" fill="#0c141d" stroke="#30363d"/><text x="32" y="87" fill="#e6edf3" font-size="13.5" font-weight="600">Vt distribution &amp; tails</text><rect x="267" y="66" width="226" height="298" rx="7" fill="#0c141d" stroke="#30363d"/><text x="279" y="87" fill="#e6edf3" font-size="13.5" font-weight="600">Sources at the 5nm fin</text><rect x="514" y="66" width="226" height="298" rx="7" fill="#0c141d" stroke="#30363d"/><text x="526" y="87" fill="#e6edf3" font-size="13.5" font-weight="600">Impact: corners &amp; guardband</text><line x1="44" y1="298" x2="238" y2="298" stroke="#8b949e" stroke-width="1.1"/><line x1="44" y1="298" x2="44" y2="154" stroke="#8b949e" stroke-width="1.1"/><path d="M44,298 L44,297.5 L47,297.3 L50,297 L53,296.6 L56,296.1 L59,295.4 L62,294.5 L65,293.4 L65.2,298 Z" fill="#f87171" opacity="0.18"/><path d="M210.8,298 L210.8,293.3 L213.8,294.5 L216.8,295.4 L219.8,296.1 L222.8,296.6 L225.8,297 L228.8,297.3 L231.8,297.5 L232,298 Z" fill="#fbbf24" opacity="0.16"/><path d="M44,297.5 L46,297.4 L48,297.2 L50,297 L52,296.8 L54,296.5 L56,296.1 L58,295.7 L60,295.2 L62,294.5 L64,293.8 L66,292.9 L68,291.9 L70,290.8 L72,289.4 L74,287.9 L76,286.1 L78,284.1 L80,281.9 L82,279.3 L84,276.5 L86,273.4 L88,270 L90,266.3 L92,262.2 L94,257.9 L96,253.2 L98,248.3 L100,243.1 L102,237.6 L104,232 L106,226.2 L108,220.3 L110,214.3 L112,208.3 L114,202.4 L116,196.6 L118,191.1 L120,185.8 L122,180.8 L124,176.2 L126,172.1 L128,168.5 L130,165.5 L132,163.1 L134,161.4 L136,160.4 L138,160 L140,160.4 L142,161.4 L144,163.1 L146,165.5 L148,168.5 L150,172.1 L152,176.2 L154,180.8 L156,185.8 L158,191.1 L160,196.6 L162,202.4 L164,208.3 L166,214.3 L168,220.3 L170,226.2 L172,232 L174,237.6 L176,243.1 L178,248.3 L180,253.2 L182,257.9 L184,262.2 L186,266.3 L188,270 L190,273.4 L192,276.5 L194,279.3 L196,281.9 L198,284.1 L200,286.1 L202,287.9 L204,289.4 L206,290.8 L208,291.9 L210,292.9 L212,293.8 L214,294.5 L216,295.2 L218,295.7 L220,296.1 L222,296.5 L224,296.8 L226,297 L228,297.2 L230,297.4 L232,297.5" fill="none" stroke="#60a5fa" stroke-width="2.1"/><line x1="138" y1="160" x2="138" y2="298" stroke="#e6edf3" stroke-width="1" stroke-dasharray="3 3"/><text x="138" y="156" fill="#e6edf3" font-size="8.4" text-anchor="middle">mean &#956;</text><line x1="54" y1="294" x2="54" y2="302" stroke="#8b949e" stroke-width="1"/><text x="54" y="313" fill="#8b949e" font-size="8" text-anchor="middle">-3&#963;</text><line x1="222" y1="294" x2="222" y2="302" stroke="#8b949e" stroke-width="1"/><text x="222" y="313" fill="#8b949e" font-size="8" text-anchor="middle">+3&#963;</text><text x="232" y="325" fill="#8b949e" font-size="8.5" text-anchor="end">Vt (mV) &#8594;</text><text x="38" y="216" fill="#8b949e" font-size="8.5" text-anchor="middle" transform="rotate(-90 38 216)"># of devices</text><text x="50" y="184" fill="#f87171" font-size="8.4" font-weight="700">fast tail</text><text x="50" y="195" fill="#f87171" font-size="7.6">low Vt: high leakage</text><text x="228" y="184" fill="#fbbf24" font-size="8.4" font-weight="700" text-anchor="end">slow tail</text><text x="228" y="195" fill="#fbbf24" font-size="7.6" text-anchor="end">high Vt: timing fail</text><rect x="281" y="272" width="198" height="34" rx="3" fill="#0f2033" stroke="#274b6d" stroke-width="1"/><text x="285" y="294" fill="#4d7aa8" font-size="7.6">silicon substrate</text><path d="M355,272 L355,172 L415,172 L415,272 L402,272 L402,182 L368,182 L368,272 Z" fill="#241d33" stroke="#c4b5fd" stroke-width="1.2"/><circle cx="361" cy="182" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><circle cx="362" cy="206" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><circle cx="361" cy="230" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><circle cx="406" cy="190" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><circle cx="407" cy="216" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><circle cx="408" cy="238" r="3.4" fill="none" stroke="#a78bda" stroke-width="0.7"/><path d="M369,272 L369,183 L401,183 L401,272" fill="none" stroke="#22d3ee" stroke-width="1.3"/><rect x="372" y="186" width="26" height="86" fill="#1e3a5f" stroke="#60a5fa" stroke-width="1.1"/><circle cx="379" cy="194" r="1.7" fill="#f87171"/><circle cx="389" cy="206" r="1.7" fill="#f87171"/><circle cx="383" cy="220" r="1.7" fill="#f87171"/><circle cx="392" cy="232" r="1.7" fill="#f87171"/><circle cx="377" cy="240" r="1.7" fill="#f87171"/><circle cx="387" cy="248" r="1.7" fill="#f87171"/><circle cx="381" cy="258" r="1.7" fill="#f87171"/><circle cx="391" cy="266" r="1.7" fill="#f87171"/><line x1="372" y1="164" x2="398" y2="164" stroke="#34d399" stroke-width="1" marker-start="url(#ah)" marker-end="url(#ah)"/><line x1="372" y1="160" x2="372" y2="168" stroke="#34d399" stroke-width="0.8"/><line x1="398" y1="160" x2="398" y2="168" stroke="#34d399" stroke-width="0.8"/><text x="283" y="162" fill="#f87171" font-size="8.2" font-weight="700">RDF</text><text x="283" y="172" fill="#8b949e" font-size="7">dopant count</text><line x1="319" y1="166" x2="379" y2="220" stroke="#f87171" stroke-width="0.7" stroke-dasharray="2 2"/><text x="283" y="206" fill="#e6edf3" font-size="8.2" font-weight="700">LER</text><text x="283" y="216" fill="#8b949e" font-size="7">edge roughness</text><line x1="319" y1="210" x2="371" y2="244" stroke="#8b949e" stroke-width="0.7" stroke-dasharray="2 2"/><text x="467" y="162" fill="#c4b5fd" font-size="8.2" font-weight="700" text-anchor="end">MGG</text><text x="467" y="172" fill="#8b949e" font-size="7" text-anchor="end">metal grains</text><line x1="437" y1="166" x2="409" y2="216" stroke="#c4b5fd" stroke-width="0.7" stroke-dasharray="2 2"/><text x="385" y="156" fill="#34d399" font-size="7.8" text-anchor="middle">fin width &#916;W</text><text x="467" y="206" fill="#22d3ee" font-size="8.2" font-weight="700" text-anchor="end">oxide</text><text x="467" y="216" fill="#8b949e" font-size="7" text-anchor="end">t&#8202;ox &#177;0.1nm</text><line x1="439" y1="210" x2="402" y2="226" stroke="#22d3ee" stroke-width="0.7" stroke-dasharray="2 2"/><text x="385" y="140" fill="#c4b5fd" font-size="7.6" text-anchor="middle">gate</text><rect x="281" y="314" width="198" height="30" rx="4" fill="#111a24" stroke="#30363d"/><text x="380" y="326" fill="#e6edf3" font-size="10.5" text-anchor="middle" font-weight="600">&#963;(Vt) &#8776; A / &#8730;(W&#183;L)</text><text x="380" y="338" fill="#8b949e" font-size="8" text-anchor="middle">smaller device &#8594; more variation</text><line x1="556" y1="252" x2="720" y2="252" stroke="#8b949e" stroke-width="1.1"/><line x1="556" y1="252" x2="556" y2="136" stroke="#8b949e" stroke-width="1.1"/><text x="714" y="274" fill="#8b949e" font-size="8.2" text-anchor="end">leakage &#8594;</text><text x="549" y="194" fill="#8b949e" font-size="8.2" text-anchor="middle" transform="rotate(-90 549 194)">speed &#8594;</text><circle cx="687.4" cy="167.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="644" cy="192" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="626.1" cy="187.8" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="577.4" cy="239.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="623.7" cy="215.7" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="583.7" cy="228" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="656.7" cy="179.4" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="579.5" cy="218.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="621" cy="184.5" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="603.3" cy="217.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="612" cy="226.3" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="657.4" cy="200.3" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="640.3" cy="197.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="660.7" cy="192" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="588.8" cy="216.8" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="583.4" cy="220.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="689.3" cy="162.3" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="655.4" cy="201.2" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="611.2" cy="224.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="658.2" cy="166.5" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="624.8" cy="195.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="669.4" cy="155.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="691.5" cy="153.1" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="617.4" cy="206.5" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="588.9" cy="193.4" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="662.6" cy="192.9" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="580.4" cy="213.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="587.5" cy="231.9" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="664.1" cy="200" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="684.4" cy="170.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="624.1" cy="180.3" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="671" cy="194.9" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="690" cy="160.8" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="657.4" cy="187.6" r="2" fill="#4d7aa8" opacity="0.75"/><circle cx="578" cy="234" r="4.6" fill="#fbbf24" stroke="#0d1117" stroke-width="1"/><text x="585" y="237.5" fill="#fbbf24" font-size="8.6" font-weight="700">SS</text><circle cx="635" cy="194" r="4.6" fill="#60a5fa" stroke="#0d1117" stroke-width="1"/><text x="642" y="197.5" fill="#60a5fa" font-size="8.6" font-weight="700">TT</text><circle cx="694" cy="156" r="4.6" fill="#f87171" stroke="#0d1117" stroke-width="1"/><text x="701" y="159.5" fill="#f87171" font-size="8.6" font-weight="700">FF</text><line x1="556" y1="234" x2="716" y2="234" stroke="#fbbf24" stroke-width="0.9" stroke-dasharray="3 3"/><text x="716" y="230" fill="#fbbf24" font-size="7.4" text-anchor="end">close timing at SS</text><line x1="708" y1="194" x2="708" y2="234" stroke="#8b949e" stroke-width="0.8"/><text x="716" y="217" fill="#8b949e" font-size="7.4">10-20% derate</text><text x="526" y="280" fill="#8b949e" font-size="8.2">Each dot = one manufactured chip; corners</text><text x="526" y="291" fill="#8b949e" font-size="8.2">SS / TT / FF bound the design window.</text><rect x="20" y="384" width="226" height="70" rx="7" fill="#111a24" stroke="#30363d"/><text x="32" y="403" fill="#e6edf3" font-size="12.5" font-weight="700">Where it comes from</text><text x="32" y="420" fill="#cdd9e5" font-size="10">At 5nm a channel holds only a handful of</text><text x="32" y="433" fill="#cdd9e5" font-size="10">dopant atoms, so random dopant count, edge</text><text x="32" y="446" fill="#cdd9e5" font-size="10">roughness, metal grains and fin or oxide</text><text x="32" y="459" fill="#cdd9e5" font-size="10">thickness each shift Vt.</text><rect x="267" y="384" width="226" height="70" rx="7" fill="#111a24" stroke="#30363d"/><text x="279" y="403" fill="#e6edf3" font-size="12.5" font-weight="700">The one-over-root-area law</text><text x="279" y="420" fill="#cdd9e5" font-size="10">Vt spread scales as A over the square root of</text><text x="279" y="433" fill="#cdd9e5" font-size="10">width times length, so as devices shrink the</text><text x="279" y="446" fill="#cdd9e5" font-size="10">relative variation grows and matching gets</text><text x="279" y="459" fill="#cdd9e5" font-size="10">harder.</text><rect x="514" y="384" width="226" height="70" rx="7" fill="#111a24" stroke="#30363d"/><text x="526" y="403" fill="#e6edf3" font-size="12.5" font-weight="700">Designing for it</text><text x="526" y="420" fill="#cdd9e5" font-size="10">Statistical timing (AOCV/POCV) plus Monte</text><text x="526" y="433" fill="#cdd9e5" font-size="10">Carlo SPICE add guardbands; SRAM sets Vmin,</text><text x="526" y="446" fill="#cdd9e5" font-size="10">leakage spreads about 10x, and the extreme</text><text x="526" y="459" fill="#cdd9e5" font-size="10">tails cause yield loss.</text></svg>

Design for variation — how chip designers cope. Since variation cannot be eliminated, it must be accounted for: (1) Statistical STA (AOCV/POCV) replaces fixed OCV derating with per-path statistical models — tighter guardbands on short paths, realistic margins on long paths; (2) Monte Carlo SPICE simulates thousands of random instances to find the yield-limiting tails; (3) Redundancy (spare SRAM rows/columns, repair fuses) allows post-fabrication correction of defective bits; (4) Adaptive voltage scaling measures each chip's actual speed post-silicon and sets its operating voltage individually (binning).

Process variation and the CFS platform. The CFS Transistor Simulator at /transistor models the I-V sensitivity to Vt shift and DIBL. The SRAM Simulator at /sram captures how mismatch drives Vmin. The Die Yield Simulator at /yield models defect-density yield loss. Together, they quantify the statistical reality that no two transistors — and no two chips — are ever exactly the same.