Semiconductor reliability is the probability that a device continues to meet its electrical and functional specifications for a stated time under stated operating and environmental conditions. It is not the same as initial manufacturing yield. Yield asks whether a part works when produced; reliability asks whether latent defects, material wear-out, package stress, voltage, current, temperature, humidity, radiation, and use conditions will make that working part fail later. Product qualification converts accelerated stress data and physics models into evidence that the shipped population can survive its mission profile.

Reliability begins with a failure definition. A server processor, automotive controller, image sensor, and implanted medical device have different acceptable failure rates and operating lives. A failure may be catastrophic, such as an open interconnect, or parametric, such as threshold-voltage drift beyond a timing guardband. Engineers define voltage, temperature, duty cycle, switching activity, sleep states, mechanical cycles, allowed performance loss, and service duration before selecting tests. Without that use profile, “reliable” is not an engineering requirement.

The bathtub curve separates three populations. Early-life failures come from weak defects that escaped production screening: contamination, marginal vias, assembly damage, or latent dielectric flaws. A roughly constant-rate useful-life region follows after screening. Wear-out eventually rises as physical degradation accumulates. Burn-in can remove weak early failures, but excessive burn-in consumes useful lifetime and costs capacity. The goal is not to test every product until it nearly wears out; it is to identify failure mechanisms, accelerate them without changing them, and screen only where economics and risk justify it.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,BlinkMacSystemFont,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#0d1117" rx="8"/>
  <text x="380" y="28" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">Semiconductor System Reliability Block Diagram (RBD) &amp; MTBF</text>
  <text x="380" y="48" fill="#8b98a5" font-size="12" text-anchor="middle">Series, Parallel Redundancy, Mean Time Between Failures (MTBF), and Bathtub Failure Rate Curve</text>

  <g transform="translate(30, 70)">
    <rect width="330" height="350" fill="#161b22" stroke="#30363d" stroke-width="1.5" rx="6"/>
    <text x="165" y="25" fill="#79c0ff" font-size="14" font-weight="600" text-anchor="middle">1. Reliability Configurations</text>

    <g transform="translate(20, 45)">
      <rect width="290" height="110" fill="#0d1117" stroke="#30363d" rx="4"/>
      <text x="145" y="25" fill="#58a6ff" font-size="11" font-weight="600" text-anchor="middle">Series Topology (R_sys = ∏ R_i)</text>

      <rect x="30" y="40" width="60" height="30" fill="#1f6feb" rx="3"/>
      <text x="60" y="59" fill="#fff" font-size="9" text-anchor="middle">Block A</text>
      <line x1="90" y1="55" x2="115" y2="55" stroke="#79c0ff" stroke-width="1.5"/>

      <rect x="115" y="40" width="60" height="30" fill="#1f6feb" rx="3"/>
      <text x="145" y="59" fill="#fff" font-size="9" text-anchor="middle">Block B</text>
      <line x1="175" y1="55" x2="200" y2="55" stroke="#79c0ff" stroke-width="1.5"/>

      <rect x="200" y="40" width="60" height="30" fill="#1f6feb" rx="3"/>
      <text x="230" y="59" fill="#fff" font-size="9" text-anchor="middle">Block C</text>

      <text x="145" y="95" fill="#f85149" font-size="10" text-anchor="middle">Single Point of Failure (SPOF)</text>
    </g>

    <g transform="translate(20, 175)">
      <rect width="290" height="145" fill="#0d1117" stroke="#30363d" rx="4"/>
      <text x="145" y="25" fill="#3fb950" font-size="11" font-weight="600" text-anchor="middle">Parallel Redundancy (R_sys = 1 - ∏(1-R_i))</text>

      <line x1="30" y1="75" x2="60" y2="50" stroke="#3fb950" stroke-width="1.5"/>
      <line x1="30" y1="75" x2="60" y2="100" stroke="#3fb950" stroke-width="1.5"/>

      <rect x="60" y="35" width="70" height="30" fill="#238636" rx="3"/>
      <text x="95" y="54" fill="#fff" font-size="9" text-anchor="middle">Module 1</text>

      <rect x="60" y="85" width="70" height="30" fill="#238636" rx="3"/>
      <text x="95" y="104" fill="#fff" font-size="9" text-anchor="middle">Module 2</text>

      <line x1="130" y1="50" x2="160" y2="75" stroke="#3fb950" stroke-width="1.5"/>
      <line x1="130" y1="100" x2="160" y2="75" stroke="#3fb950" stroke-width="1.5"/>

      <text x="220" y="79" fill="#3fb950" font-size="10" font-weight="700">Fail-Safe</text>
      <text x="145" y="130" fill="#8b98a5" font-size="10" text-anchor="middle">TMR (Triple Modular Redundancy)</text>
    </g>
  </g>

  <g transform="translate(380, 70)">
    <rect width="350" height="350" fill="#161b22" stroke="#30363d" stroke-width="1.5" rx="6"/>
    <text x="175" y="25" fill="#79c0ff" font-size="14" font-weight="600" text-anchor="middle">2. Bathtub Failure Rate Curve</text>

    <g transform="translate(20, 45)">
      <rect width="310" height="150" fill="#0d1117" stroke="#30363d" rx="4"/>
      <!-- Bathtub curve -->
      <path d="M 30 40 Q 60 120 100 120 L 210 120 Q 250 120 280 40" fill="none" stroke="#f0883e" stroke-width="2.5"/>

      <text x="65" y="80" fill="#f85149" font-size="9" text-anchor="middle">Infant Mortality</text>
      <text x="155" y="105" fill="#3fb950" font-size="9" font-weight="700" text-anchor="middle">Useful Life (Constant λ)</text>
      <text x="250" y="80" fill="#f0883e" font-size="9" text-anchor="middle">Wear-Out</text>
    </g>

    <rect x="20" y="210" width="310" height="110" fill="#0d1117" stroke="#30363d" rx="4"/>
    <text x="175" y="230" fill="#58a6ff" font-size="12" font-weight="600" text-anchor="middle">MTBF = 1 / λ   |   FIT = Failures in 10⁹ Hours</text>
    <text x="175" y="255" fill="#8b98a5" font-size="10" text-anchor="middle">Burn-In Screening removes infant mortality</text>
    <text x="175" y="275" fill="#8b98a5" font-size="10" text-anchor="middle">Arrhenius Model: Acceleration Factor AF = exp(Ea/k · ΔT)</text>
    <text x="175" y="300" fill="#3fb950" font-size="10" font-weight="600" text-anchor="middle">High-Reliability Automotive &amp; Datacenter Qualification</text>
  </g>

  <text x="380" y="452" fill="#6b7684" font-size="11" text-anchor="middle">Quantitative System Reliability Engineering for High-Availability Microprocessors &amp; Autonomous Infrastructure</text>
</svg>

Failure rate and lifetime use different statistics. A constant failure rate $\lambda$ gives exponential reliability over time $t$:

Mean time to failure is the reciprocal of \(\lambda\) only when the constant-rate assumption is valid. Failure-in-time units report failures per billion device-hours, so 10 FIT means an expected 10 failures per billion accumulated hours under the stated conditions. Wear-out rarely follows a constant rate; Weibull analysis is more appropriate because its shape parameter distinguishes decreasing, constant, and increasing hazard.

Weibull plots expose the failure distribution. For characteristic life $\eta$ and shape $\beta$,

When $\beta < 1$, hazard decreases and suggests infant mortality or a mixed weak population. Near $\beta = 1$, hazard is approximately constant. When $\beta > 1$, wear-out grows with age. Engineers examine confidence intervals and censored samples rather than reading a fitted line as certainty. A zero-failure test does not prove infinite life; its information depends on sample size, stress time, acceleration factor, and desired confidence.

Acceleration must preserve the mechanism. Temperature acceleration often uses an Arrhenius relationship with activation energy $E_a$, Boltzmann constant $k$, use temperature $T_u$, and stress temperature $T_s$:

Voltage, current density, humidity, and thermal cycles require mechanism-specific terms. Raising stress too far can activate a failure mode that never occurs in use, invalidate material behavior, or create unrealistic package damage. Qualification therefore uses stress windows supported by physical analysis, failure signatures, and prior correlation.

Electromigration is a current-density problem with geometry. Electron momentum gradually moves metal atoms, forming voids upstream and hillocks downstream. Temperature accelerates diffusion, while narrow lines, current crowding, via interfaces, grain structure, and duty cycle shape local risk. Black-type lifetime models combine current density and an Arrhenius temperature term. Physical design mitigates risk with wider wires, redundant vias, current-aware routing, stronger power grids, and thermal control. Average current alone is not sufficient when bidirectional or pulsed waveforms change recovery behavior.

Dielectrics accumulate field damage. Time-dependent dielectric breakdown results from defect generation and percolation through a gate or inter-metal dielectric. Thin films may show soft breakdown before catastrophic failure. Bias-temperature instability changes transistor threshold through charge trapping and interface states, slowing critical paths over time. Hot carriers gain energy in high-field regions and damage interfaces. These mechanisms interact with process variation, self-heating, workload duty cycle, and recovery during idle periods, which is why static guardbands can be safe but expensive.

Packaging introduces mechanical reliability. Silicon, copper, solder, organic substrate, mold compound, underfill, heat spreader, and circuit board expand at different rates. Power cycling and ambient cycling strain bumps, microbumps, solder balls, redistribution layers, vias, and interfaces. Large packages and chiplets make warpage and local stress more complex. Moisture can drive corrosion or delamination and can flash into vapor during reflow. Board-level drop, bend, vibration, and thermal-cycling tests target conditions that transistor-level stress cannot represent.

Qualification uses a portfolio of stresses. High-temperature operating life applies electrical bias at elevated temperature. Temperature-humidity-bias and highly accelerated stress testing target moisture-related weakness. Temperature cycling and power cycling exercise material interfaces. ESD and latch-up tests probe robustness to transient and parasitic events. Data retention, endurance, and read-disturb tests matter for memories. Package-level and board-level tests complement wafer-level structures because assembly can create new failure paths.

Sample size is part of the claim. Passing a small lot gives weak evidence for rare failures. Automotive and infrastructure products often require larger samples, multiple assembly lots, process corners, and long stress durations. Statistical planning chooses sample size from the maximum acceptable failure probability and confidence. Read-point measurements during stress reveal drift and can identify a distribution before final failures appear. Splitting failures by mechanism is essential; combining unrelated modes into one lifetime fit produces a number with no physical meaning.

Production screening is not qualification. Qualification demonstrates that a design, process, and package can meet a reliability objective. Screening removes anomalous units from ongoing production. Wafer sort, final test, burn-in, scan diagnostics, memory BIST, leakage screens, and statistical outlier detection each catch different defects. Aggressive limits improve outgoing quality but can discard good parts. Weak limits improve yield but allow escapes. The correct screen is one correlated with a known failure population and monitored for drift.

Design-for-reliability starts before layout. Circuit teams allocate voltage and timing margin, use aging-aware libraries, add error detection and correction, protect state, and define safe power sequences. Physical designers enforce electromigration, voltage-drop, thermal, antenna, ESD, and spacing rules. Package teams analyze current paths, thermo-mechanical strain, moisture sensitivity, and heat removal. Firmware can reduce stress through dynamic voltage and frequency control, thermal throttling, memory scrubbing, redundancy, and graceful degradation.

Failure analysis closes the evidence chain. Electrical characterization localizes the failing condition; scan and memory diagnostics narrow the structure; emission microscopy, laser stimulation, X-ray, acoustic microscopy, cross-sectioning, and electron microscopy locate physical damage. Material analysis identifies residues or composition. The strongest root cause connects the electrical signature, physical defect, process history, and reproduced mechanism. A corrective action is complete only when it removes the cause without creating a new reliability or yield problem.

Field data tests assumptions at scale. Returns, telemetry, error logs, environmental history, and fleet exposure reveal distributions no qualification sample can fully reproduce. The denominator matters: ten failures among a thousand units is different from ten among ten million, and calendar age differs from powered hours. Lot genealogy links field behavior to wafer, assembly, material, and test history. Responsible reliability programs use this feedback to update models, screens, design rules, and customer guidance.

Reliability is managed risk, not zero failure. Define the mission, identify credible mechanisms, design margin, accelerate with physical validity, quantify uncertainty, screen anomalies, and learn from the field. Electromigration, power delivery, thermal behavior, ESD, packaging, and aging are parts of this system.