Semiconductor Deposition Processes are the thin film fabrication techniques that add layers of conducting, insulating, and semiconducting materials onto wafer surfaces — forming the transistor gates, metal interconnects, dielectric insulators, and barrier layers that constitute modern integrated circuits, with each deposition method (CVD, PVD, ALD, epitaxy) optimized for specific materials, thicknesses, conformality, and temperature requirements across the hundreds of deposition steps in an advanced node process flow.

What Are Deposition Processes?

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect x="0" y="0" width="760" height="470" fill="#0d1117"/>
  <text x="380" y="28" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">Semiconductor Deposition — Thin Film Growth Methods</text>
  <text x="380" y="48" fill="#8b98a5" font-size="12" text-anchor="middle">CVD · PVD · ALD · epitaxy — building the chip layer by layer</text>

  <!-- LEFT: CVD chamber cross-section -->
  <rect x="30" y="65" width="230" height="240" rx="6" fill="#080d14" stroke="#233043" stroke-width="1"/>
  <text x="145" y="84" fill="#60a5fa" font-size="11" font-weight="600" text-anchor="middle">CVD (Chemical Vapor Dep.)</text>

  <!-- Chamber body -->
  <rect x="55" y="100" width="180" height="150" rx="8" fill="#0b1220" stroke="#475569" stroke-width="1.2"/>

  <!-- Showerhead -->
  <rect x="75" y="108" width="140" height="14" rx="3" fill="#1e3a5f" stroke="#60a5fa" stroke-width="0.8"/>
  <circle cx="95" cy="115" r="2" fill="#60a5fa"/>
  <circle cx="115" cy="115" r="2" fill="#60a5fa"/>
  <circle cx="135" cy="115" r="2" fill="#60a5fa"/>
  <circle cx="155" cy="115" r="2" fill="#60a5fa"/>
  <circle cx="175" cy="115" r="2" fill="#60a5fa"/>
  <circle cx="195" cy="115" r="2" fill="#60a5fa"/>
  <text x="145" y="105" fill="#93c5fd" font-size="7" text-anchor="middle">showerhead (gas inlet)</text>

  <!-- Gas molecules falling -->
  <text x="95" y="142" fill="#34d399" font-size="8">SiH₄</text>
  <text x="140" y="148" fill="#34d399" font-size="8">O₂</text>
  <text x="175" y="138" fill="#34d399" font-size="8">SiH₄</text>
  <path d="M100,148 L105,160 M145,152 L143,164 M180,144 L178,158" fill="none" stroke="#34d399" stroke-width="0.6" stroke-dasharray="2,2"/>

  <!-- Wafer on heated chuck -->
  <rect x="80" y="210" width="130" height="8" rx="2" fill="#a78bfa" stroke="#7c3aed" stroke-width="0.8"/>
  <text x="145" y="207" fill="#c4b5fd" font-size="7" text-anchor="middle">wafer</text>
  <rect x="90" y="220" width="110" height="18" rx="3" fill="#2a1a0a" stroke="#f59e0b" stroke-width="0.6"/>
  <text x="145" y="233" fill="#fbbf24" font-size="7" text-anchor="middle">heated chuck (400–700°C)</text>

  <!-- Film growing on wafer -->
  <rect x="80" y="205" width="130" height="5" rx="1" fill="#34d399" opacity="0.6"/>
  <text x="145" y="202" fill="#6ee7b7" font-size="6.5" text-anchor="middle">SiO₂ film growing</text>

  <!-- Exhaust -->
  <path d="M55,180 L42,180 L42,248 L55,248" fill="none" stroke="#6b7684" stroke-width="0.8"/>
  <text x="38" y="215" fill="#6b7684" font-size="6" text-anchor="middle" transform="rotate(-90,38,215)">pump</text>

  <text x="145" y="270" fill="#8b98a5" font-size="8" text-anchor="middle">PECVD: plasma-enhanced (lower T)</text>
  <text x="145" y="284" fill="#8b98a5" font-size="8" text-anchor="middle">LPCVD: low-pressure (uniform)</text>
  <text x="145" y="298" fill="#6b7684" font-size="7.5" text-anchor="middle">Films: SiO₂, Si₃N₄, poly-Si, W</text>


  <!-- CENTER: ALD cycle diagram -->
  <rect x="275" y="65" width="220" height="240" rx="6" fill="#080d14" stroke="#233043" stroke-width="1"/>
  <text x="385" y="84" fill="#a78bfa" font-size="11" font-weight="600" text-anchor="middle">ALD (Atomic Layer Dep.)</text>

  <!-- 4-step cycle -->
  <rect x="295" y="98" width="85" height="40" rx="4" fill="#0b1220" stroke="#a78bfa" stroke-width="0.8"/>
  <text x="337" y="115" fill="#c4b5fd" font-size="8" text-anchor="middle">1. Precursor A</text>
  <text x="337" y="130" fill="#6b7684" font-size="7" text-anchor="middle">TMA pulse</text>

  <path d="M382,118 L400,118" fill="none" stroke="#3a4453" stroke-width="0.8"/>
  <polygon points="398,115 404,118 398,121" fill="#3a4453"/>

  <rect x="406" y="98" width="75" height="40" rx="4" fill="#0b1220" stroke="#a78bfa" stroke-width="0.8"/>
  <text x="443" y="115" fill="#c4b5fd" font-size="8" text-anchor="middle">2. Purge</text>
  <text x="443" y="130" fill="#6b7684" font-size="7" text-anchor="middle">N₂ flush</text>

  <path d="M443,140 L443,150" fill="none" stroke="#3a4453" stroke-width="0.8"/>
  <polygon points="440,148 443,154 446,148" fill="#3a4453"/>

  <rect x="406" y="156" width="75" height="40" rx="4" fill="#0b1220" stroke="#34d399" stroke-width="0.8"/>
  <text x="443" y="173" fill="#6ee7b7" font-size="8" text-anchor="middle">3. Oxidant</text>
  <text x="443" y="188" fill="#6b7684" font-size="7" text-anchor="middle">H₂O pulse</text>

  <path d="M404,176 L382,176" fill="none" stroke="#3a4453" stroke-width="0.8"/>
  <polygon points="384,179 378,176 384,173" fill="#3a4453"/>

  <rect x="295" y="156" width="85" height="40" rx="4" fill="#0b1220" stroke="#34d399" stroke-width="0.8"/>
  <text x="337" y="173" fill="#6ee7b7" font-size="8" text-anchor="middle">4. Purge</text>
  <text x="337" y="188" fill="#6b7684" font-size="7" text-anchor="middle">N₂ flush</text>

  <!-- Cycle arrow -->
  <path d="M337,196 L337,208 L385,208 L385,96 L370,96" fill="none" stroke="#f59e0b" stroke-width="0.8" stroke-dasharray="3,2"/>
  <polygon points="372,99 366,96 372,93" fill="#f59e0b"/>
  <text x="400" y="220" fill="#fbbf24" font-size="7.5">repeat: 1 cycle ≈ 1 Å</text>

  <!-- Film thickness illustration -->
  <rect x="295" y="232" width="180" height="55" rx="3" fill="#0d1117" stroke="#334155" stroke-width="0.5"/>
  <rect x="305" y="270" width="160" height="6" rx="1" fill="#1e3a5f"/>
  <rect x="305" y="265" width="160" height="4" rx="0.5" fill="#a78bfa" opacity="0.3"/>
  <rect x="305" y="262" width="160" height="3" rx="0.5" fill="#a78bfa" opacity="0.4"/>
  <rect x="305" y="259" width="160" height="3" rx="0.5" fill="#a78bfa" opacity="0.5"/>
  <rect x="305" y="256" width="160" height="3" rx="0.5" fill="#a78bfa" opacity="0.6"/>
  <rect x="305" y="253" width="160" height="3" rx="0.5" fill="#a78bfa" opacity="0.7"/>
  <text x="385" y="247" fill="#c4b5fd" font-size="7" text-anchor="middle">monolayer-by-monolayer growth</text>
  <text x="385" y="295" fill="#6b7684" font-size="7.5" text-anchor="middle">perfect conformality (even in 100:1 AR)</text>

  <!-- RIGHT: PVD / Sputtering -->
  <rect x="510" y="65" width="220" height="240" rx="6" fill="#080d14" stroke="#233043" stroke-width="1"/>
  <text x="620" y="84" fill="#f59e0b" font-size="11" font-weight="600" text-anchor="middle">PVD (Sputtering)</text>

  <!-- Target at top -->
  <rect x="545" y="100" width="150" height="16" rx="3" fill="#2a1a0a" stroke="#f59e0b" stroke-width="0.8"/>
  <text x="620" y="112" fill="#fbbf24" font-size="7.5" text-anchor="middle">metal target (Cu, Al, Ti, Ta)</text>

  <!-- Plasma glow -->
  <rect x="555" y="125" width="130" height="40" rx="4" fill="#1a0a2a" opacity="0.5" stroke="#a78bfa" stroke-width="0.5"/>
  <text x="620" y="140" fill="#c4b5fd" font-size="8" text-anchor="middle">Ar⁺ plasma</text>
  <text x="620" y="154" fill="#8b98a5" font-size="7" text-anchor="middle">ions bombard target</text>

  <!-- Sputtered atoms -->
  <path d="M580,118 L570,170 M600,117 L590,175 M640,117 L650,175 M660,118 L668,168" fill="none" stroke="#f59e0b" stroke-width="0.6" stroke-dasharray="2,2"/>

  <!-- Wafer at bottom -->
  <rect x="560" y="200" width="120" height="8" rx="2" fill="#a78bfa" stroke="#7c3aed" stroke-width="0.6"/>
  <rect x="560" y="195" width="120" height="5" rx="1" fill="#f59e0b" opacity="0.5"/>
  <text x="620" y="190" fill="#fbbf24" font-size="6.5" text-anchor="middle">metal film depositing</text>
  <text x="620" y="222" fill="#6b7684" font-size="7" text-anchor="middle">wafer (room T to 300°C)</text>

  <text x="620" y="248" fill="#8b98a5" font-size="8" text-anchor="middle">Line-of-sight: poor step</text>
  <text x="620" y="262" fill="#8b98a5" font-size="8" text-anchor="middle">coverage → use for blanket</text>
  <text x="620" y="276" fill="#8b98a5" font-size="8" text-anchor="middle">metal layers + barriers</text>
  <text x="620" y="295" fill="#6b7684" font-size="7.5" text-anchor="middle">Films: Cu, Al, TiN, TaN, Co</text>


  <!-- Bottom comparison table -->
  <rect x="30" y="318" width="700" height="112" rx="6" fill="#080d14" stroke="#233043" stroke-width="1"/>
  <text x="380" y="338" fill="#e6edf3" font-size="10" font-weight="600" text-anchor="middle">Deposition Method Comparison</text>

  <!-- Headers -->
  <text x="120" y="358" fill="#8b98a5" font-size="8" font-weight="600" text-anchor="middle">Method</text>
  <text x="250" y="358" fill="#8b98a5" font-size="8" font-weight="600" text-anchor="middle">Rate</text>
  <text x="370" y="358" fill="#8b98a5" font-size="8" font-weight="600" text-anchor="middle">Conformality</text>
  <text x="500" y="358" fill="#8b98a5" font-size="8" font-weight="600" text-anchor="middle">Temp (°C)</text>
  <text x="640" y="358" fill="#8b98a5" font-size="8" font-weight="600" text-anchor="middle">Use Case</text>

  <line x1="50" y1="363" x2="710" y2="363" stroke="#233043" stroke-width="0.5"/>

  <text x="120" y="378" fill="#60a5fa" font-size="8" text-anchor="middle">PECVD</text>
  <text x="250" y="378" fill="#6b7684" font-size="8" text-anchor="middle">100–500 nm/min</text>
  <text x="370" y="378" fill="#6b7684" font-size="8" text-anchor="middle">moderate</text>
  <text x="500" y="378" fill="#6b7684" font-size="8" text-anchor="middle">200–400</text>
  <text x="640" y="378" fill="#6b7684" font-size="8" text-anchor="middle">ILD, passivation</text>

  <text x="120" y="394" fill="#a78bfa" font-size="8" text-anchor="middle">ALD</text>
  <text x="250" y="394" fill="#6b7684" font-size="8" text-anchor="middle">0.5–2 Å/cycle</text>
  <text x="370" y="394" fill="#34d399" font-size="8" text-anchor="middle">excellent</text>
  <text x="500" y="394" fill="#6b7684" font-size="8" text-anchor="middle">150–350</text>
  <text x="640" y="394" fill="#6b7684" font-size="8" text-anchor="middle">high-k gate, liners</text>

  <text x="120" y="410" fill="#f59e0b" font-size="8" text-anchor="middle">PVD</text>
  <text x="250" y="410" fill="#6b7684" font-size="8" text-anchor="middle">10–100 nm/min</text>
  <text x="370" y="410" fill="#f87171" font-size="8" text-anchor="middle">poor</text>
  <text x="500" y="410" fill="#6b7684" font-size="8" text-anchor="middle">25–300</text>
  <text x="640" y="410" fill="#6b7684" font-size="8" text-anchor="middle">metals, barriers</text>

  <text x="120" y="426" fill="#34d399" font-size="8" text-anchor="middle">Epitaxy</text>
  <text x="250" y="426" fill="#6b7684" font-size="8" text-anchor="middle">0.1–2 µm/min</text>
  <text x="370" y="426" fill="#6b7684" font-size="8" text-anchor="middle">crystalline</text>
  <text x="500" y="426" fill="#6b7684" font-size="8" text-anchor="middle">500–1100</text>
  <text x="640" y="426" fill="#6b7684" font-size="8" text-anchor="middle">channel, SiGe S/D</text>

  <text x="380" y="452" fill="#6b7684" font-size="11" text-anchor="middle">A modern chip has 50+ deposited layers — each angstrom of thickness uniformity matters for yield.</text>
</svg>

• Definition: Manufacturing techniques that deposit thin films (angstroms to micrometers thick) of materials onto semiconductor wafers — creating the layered structures that form transistors, capacitors, interconnect wiring, and insulating barriers in integrated circuits.
• Additive Process: Deposition is the primary additive step in semiconductor manufacturing — while lithography defines patterns and etching removes material, deposition adds the material layers that become functional circuit elements.
• Film Requirements: Deposited films must meet stringent specifications for thickness uniformity (< 1% across 300mm wafer), composition, stress, adhesion, step coverage (conformality in trenches and vias), and defect density — all controlled through precise process parameters.
• Hundreds of Steps: A modern logic chip at 3nm requires 300-500 deposition steps — each depositing a specific material at a specific thickness with specific properties, making deposition the most frequently performed process category in chip fabrication.

Major Deposition Methods

• CVD (Chemical Vapor Deposition): Reactive gases flow over the heated wafer and chemically react on the surface to form a solid film — the workhorse deposition method for dielectrics (SiO₂, Si₃N₄), metals (W, TiN), and semiconductors. Variants include PECVD (plasma-enhanced, lower temperature), LPCVD (low-pressure, better uniformity), and MOCVD (metal-organic, for III-V compounds).
• PVD (Physical Vapor Deposition): Material is physically transferred from a solid source to the wafer — sputtering (ion bombardment ejects atoms from a target) is the primary PVD method, used for metal films (Al, Cu seed, Ti, TiN, Ta, TaN) and barrier layers. Directional deposition with poor step coverage.
• ALD (Atomic Layer Deposition): Self-limiting surface reactions deposit exactly one atomic layer per cycle — alternating precursor pulses build films with angstrom-level thickness control and perfect conformality in high-aspect-ratio structures. Essential for gate dielectrics (HfO₂), spacers, and advanced patterning.
• Epitaxy: Crystalline film growth that extends the wafer's crystal structure — used for SiGe source/drain stressors, Si channel layers, and III-V compound semiconductors (GaN, GaAs). Molecular beam epitaxy (MBE) and chemical vapor deposition epitaxy are the primary methods.

Deposition Method Comparison

Key Deposition Parameters

• Deposition Rate: Film thickness deposited per unit time — ranges from 0.1 Å/cycle (ALD) to 1000+ nm/min (PECVD). Higher rates improve throughput but may sacrifice film quality.
• Uniformity: Thickness variation across the wafer — < 1% for critical films, controlled by gas flow distribution, temperature uniformity, and chamber geometry.
• Step Coverage: Ratio of film thickness on sidewalls to film thickness on top surface — critical for filling trenches and vias. ALD provides ~100% step coverage; PVD provides < 20%.
• Film Stress: Deposited films have intrinsic stress (tensile or compressive) — excessive stress causes wafer bow, cracking, or delamination. Controlled by deposition temperature, pressure, and plasma power.

Equipment Vendors

• Applied Materials: PECVD (Producer), PVD (Endura), Epi (Centura), ALD (Olympia).
• Lam Research: PECVD (VECTOR), ALD (ALTUS), ECD (SABRE).
• Tokyo Electron (TEL): CVD, ALD, epitaxy systems.
• ASM International: ALD (Pulsar), PECVD, epitaxy — leading ALD market share.

Semiconductor deposition processes are the additive foundation of chip manufacturing — building the hundreds of thin film layers that form transistors, interconnects, and insulators through precisely controlled CVD, PVD, ALD, and epitaxy techniques, with each method optimized for the specific material, conformality, and thickness requirements of modern integrated circuit fabrication.