SRAM Bit-Cell Design and Optimization is the core design of Static Random Access Memory cells balancing read/write stability, access speed, and power consumption — critical for high-density memory implementation. SRAM bit-cell is fundamental building block of on-chip memory. Typical 6T (6-transistor) cell consists of: SR-latch (cross-coupled inverter pair) storing bit, access transistors enabling read/write. Bit-cell occupies minimum area while meeting stability and access requirements. Cross-coupled Inverter Pair: two inverters cross-coupled form SR-latch. High on one inverter, low on other, stable. Inverter pair maintains state through positive feedback. Access transistors: NMOS transistors in series with each inverter output enable word line selection. Word line selects row; bit lines (true and complementary) provide read/write paths. Hold mode: no access. Static power minimal (leakage only). Read: word line pulled high, opens access transistors. Bit line capacitances charged (or partially discharged) by cell state. Sense amplifier detects voltage difference. Read margin: ability to read correct value without corrupting stored bit. Must preserve cell state after read. Cell must prevent bit line overcharging. Write: word line active, bit lines driven to desired values. Strong external drive overwhelms cell transistors, forcing new state. Write margin: ability to reliably write new state. Cell transistors must be overpowered. Stability tradeoffs: maximizing read stability (larger cross-coupled transistors) reduces write margin. Maximizing write stability (larger access transistors) reduces area. Optimization carefully balances. Pass-transistor voltage: access transistor gate voltage (word line) affects transistor strength. Lower V_dd on word line improves read margin but slows write. V_dd or near-V_dd improves write but reduces read margin. Word line voltage optimization is important. Bit-line precharge voltage: bit lines precharged to V_dd/2 or V_dd depending on design. Lower precharge faster (smaller swing), higher precharge safer. Precharge voltage selection optimizes speed/stability. Array organization: individual bit-cells form arrays. Multiple rows selected by row decoder. Multiple columns selected by column multiplexer. Sense amplifiers read voltage difference. Write drivers force bit lines to write values. Memory timing: read access time is bit line swing time plus sense amplifier delay. Write access time is cell switching delay. Cycle time must accommodate both. Speed optimization through circuit design and layout is critical. Power management: embedded memory dominates chip power. Bit-cell leakage, precharge current, and sense amplifier power are optimization targets. Wordline driver sizing trades off speed and power. Bit-line swing amplitude optimization balances energy and access time. SRAM bit-cell design fundamentally balances read/write stability, speed, and power through careful transistor sizing and voltage management.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect x="0" y="0" width="760" height="470" fill="#0d1117"/>
  <text x="380" y="28" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">SRAM — The 6-Transistor Bit Cell</text>
  <text x="380" y="48" fill="#8b98a5" font-size="12" text-anchor="middle">two cross-coupled inverters hold one bit — no refresh needed, read in one cycle</text>

  <!-- === 6T CELL SCHEMATIC === -->
  <rect x="30" y="62" width="360" height="310" rx="6" fill="#080d14" stroke="#233043" stroke-width="1.2"/>
  <text x="210" y="80" fill="#e6edf3" font-size="11" text-anchor="middle" font-weight="600">6T SRAM Cell (schematic)</text>

  <!-- VDD rail -->
  <line x1="60" y1="95" x2="350" y2="95" stroke="#f87171" stroke-width="1.5"/>
  <text x="355" y="99" fill="#f87171" font-size="9">VDD</text>

  <!-- VSS rail -->
  <line x1="60" y1="320" x2="350" y2="320" stroke="#6b7684" stroke-width="1.5"/>
  <text x="355" y="324" fill="#6b7684" font-size="9">VSS</text>

  <!-- LEFT INVERTER (P1 + N1) -->
  <!-- PMOS P1 -->
  <rect x="110" y="110" width="36" height="28" rx="3" fill="#2a1a1a" stroke="#f87171" stroke-width="1"/>
  <text x="128" y="128" fill="#fca5a5" font-size="8" text-anchor="middle">P1</text>
  <line x1="128" y1="95" x2="128" y2="110" stroke="#f87171" stroke-width="1"/>
  <!-- NMOS N1 -->
  <rect x="110" y="240" width="36" height="28" rx="3" fill="#0f1a2a" stroke="#60a5fa" stroke-width="1"/>
  <text x="128" y="258" fill="#93c5fd" font-size="8" text-anchor="middle">N1</text>
  <line x1="128" y1="268" x2="128" y2="320" stroke="#60a5fa" stroke-width="1"/>
  <!-- Connection between P1 and N1 (output node Q) -->
  <line x1="128" y1="138" x2="128" y2="240" stroke="#c4b5fd" stroke-width="1.5"/>
  <circle cx="128" cy="190" r="4" fill="#c4b5fd"/>
  <text x="115" y="195" fill="#c4b5fd" font-size="9" text-anchor="end">Q</text>

  <!-- RIGHT INVERTER (P2 + N2) -->
  <!-- PMOS P2 -->
  <rect x="240" y="110" width="36" height="28" rx="3" fill="#2a1a1a" stroke="#f87171" stroke-width="1"/>
  <text x="258" y="128" fill="#fca5a5" font-size="8" text-anchor="middle">P2</text>
  <line x1="258" y1="95" x2="258" y2="110" stroke="#f87171" stroke-width="1"/>
  <!-- NMOS N2 -->
  <rect x="240" y="240" width="36" height="28" rx="3" fill="#0f1a2a" stroke="#60a5fa" stroke-width="1"/>
  <text x="258" y="258" fill="#93c5fd" font-size="8" text-anchor="middle">N2</text>
  <line x1="258" y1="268" x2="258" y2="320" stroke="#60a5fa" stroke-width="1"/>
  <!-- Connection (output node Q-bar) -->
  <line x1="258" y1="138" x2="258" y2="240" stroke="#c4b5fd" stroke-width="1.5"/>
  <circle cx="258" cy="190" r="4" fill="#c4b5fd"/>
  <text x="275" y="195" fill="#c4b5fd" font-size="9">Q̄</text>

  <!-- CROSS-COUPLING (the key: output of each drives gate of other) -->
  <!-- Q drives gates of P2, N2 -->
  <path d="M128,190 L128,185 L220,185 L220,125 L240,125" fill="none" stroke="#fbbf24" stroke-width="1.2"/>
  <path d="M220,185 L220,254 L240,254" fill="none" stroke="#fbbf24" stroke-width="1.2"/>
  <!-- Q-bar drives gates of P1, N1 -->
  <path d="M258,190 L258,195 L166,195 L166,125 L146,125" fill="none" stroke="#fbbf24" stroke-width="1.2"/>
  <path d="M166,195 L166,254 L146,254" fill="none" stroke="#fbbf24" stroke-width="1.2"/>

  <!-- Gate indicators (small lines on transistor sides) -->
  <line x1="146" y1="120" x2="146" y2="130" stroke="#fbbf24" stroke-width="1.5"/>
  <line x1="146" y1="250" x2="146" y2="260" stroke="#fbbf24" stroke-width="1.5"/>
  <line x1="240" y1="120" x2="240" y2="130" stroke="#fbbf24" stroke-width="1.5"/>
  <line x1="240" y1="250" x2="240" y2="260" stroke="#fbbf24" stroke-width="1.5"/>

  <!-- ACCESS TRANSISTORS (N3, N4) -->
  <!-- N3 (left) -->
  <rect x="55" y="175" width="32" height="28" rx="3" fill="#0f2a1f" stroke="#34d399" stroke-width="1"/>
  <text x="71" y="193" fill="#6ee7b7" font-size="8" text-anchor="middle">N3</text>
  <!-- connect to Q -->
  <line x1="87" y1="189" x2="124" y2="190" stroke="#34d399" stroke-width="1"/>
  <!-- connect to BL -->
  <line x1="71" y1="175" x2="71" y2="150" stroke="#34d399" stroke-width="1"/>
  <text x="71" y="145" fill="#6ee7b7" font-size="8" text-anchor="middle">BL</text>
  <!-- Gate to WL -->
  <line x1="71" y1="203" x2="71" y2="220" stroke="#e0913a" stroke-width="1"/>

  <!-- N4 (right) -->
  <rect x="298" y="175" width="32" height="28" rx="3" fill="#0f2a1f" stroke="#34d399" stroke-width="1"/>
  <text x="314" y="193" fill="#6ee7b7" font-size="8" text-anchor="middle">N4</text>
  <!-- connect to Q-bar -->
  <line x1="298" y1="189" x2="262" y2="190" stroke="#34d399" stroke-width="1"/>
  <!-- connect to BL-bar -->
  <line x1="314" y1="175" x2="314" y2="150" stroke="#34d399" stroke-width="1"/>
  <text x="314" y="145" fill="#6ee7b7" font-size="8" text-anchor="middle">BL̄</text>
  <!-- Gate to WL -->
  <line x1="314" y1="203" x2="314" y2="220" stroke="#e0913a" stroke-width="1"/>

  <!-- Wordline -->
  <line x1="50" y1="220" x2="345" y2="220" stroke="#e0913a" stroke-width="1.8"/>
  <text x="355" y="224" fill="#e0913a" font-size="9">WL</text>

  <!-- Annotations -->
  <text x="193" y="340" fill="#fbbf24" font-size="9" text-anchor="middle">cross-coupled feedback</text>
  <text x="193" y="354" fill="#6b7684" font-size="8.5" text-anchor="middle">positive loop → bistable latch</text>
  <text x="193" y="368" fill="#6b7684" font-size="8.5" text-anchor="middle">holds state without refresh</text>

  <!-- === RIGHT SIDE: Operation + specs === -->
  <rect x="410" y="62" width="320" height="145" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
  <text x="570" y="82" fill="#e6edf3" font-size="11" text-anchor="middle" font-weight="600">Read / Write Operations</text>

  <text x="430" y="102" fill="#60a5fa" font-size="10" font-weight="600">Read:</text>
  <text x="430" y="116" fill="#8b98a5" font-size="9.5">1. Precharge BL, BL̄ to VDD</text>
  <text x="430" y="130" fill="#8b98a5" font-size="9.5">2. Assert WL → access transistors ON</text>
  <text x="430" y="144" fill="#8b98a5" font-size="9.5">3. Cell pulls one BL down (ΔV ~50mV)</text>
  <text x="430" y="158" fill="#8b98a5" font-size="9.5">4. Sense amp amplifies difference</text>

  <text x="430" y="178" fill="#f87171" font-size="10" font-weight="600">Write:</text>
  <text x="430" y="192" fill="#8b98a5" font-size="9.5">1. Drive BL=1, BL̄=0 (or inverse)</text>
  <text x="430" y="206" fill="#8b98a5" font-size="9.5">2. Assert WL → overpower cell latch</text>

  <!-- Stability metrics -->
  <rect x="410" y="218" width="320" height="80" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
  <text x="570" y="238" fill="#e6edf3" font-size="11" text-anchor="middle" font-weight="600">Stability Metrics</text>
  <text x="430" y="258" fill="#34d399" font-size="9.5">SNM (Static Noise Margin): cell holds vs noise</text>
  <text x="430" y="274" fill="#60a5fa" font-size="9.5">Read margin: cell not flipped during read</text>
  <text x="430" y="290" fill="#f87171" font-size="9.5">Write margin: drivers can overpower latch</text>

  <!-- Sizing -->
  <rect x="410" y="308" width="320" height="65" rx="6" fill="#0b1220" stroke="#233043" stroke-width="1"/>
  <text x="570" y="328" fill="#e6edf3" font-size="11" text-anchor="middle" font-weight="600">Cell Sizing (β ratio)</text>
  <text x="430" y="348" fill="#8b98a5" font-size="9.5">Pull-down (N1,N2) > Access (N3,N4) > Pull-up (P1,P2)</text>
  <text x="430" y="364" fill="#6b7684" font-size="9">Typical: N1/N2 = 2x, N3/N4 = 1x, P1/P2 = 1x</text>

  <!-- Bottom: where SRAM lives -->
  <rect x="30" y="386" width="700" height="40" rx="5" fill="#0b1220" stroke="#233043" stroke-width="1"/>
  <text x="380" y="404" fill="#e6edf3" font-size="10" text-anchor="middle" font-weight="600">Where SRAM lives: L1/L2/L3 caches, register files, on-chip buffers — 50-70% of modern CPU die area</text>
  <text x="380" y="420" fill="#8b98a5" font-size="9.5" text-anchor="middle">Cell area: ~0.02 µm² (N3E) | Access time: 0.3-1 ns | Density: ~25 Mb/mm² | No refresh (static)</text>

  <!-- Scaling -->
  <text x="380" y="448" fill="#6b7684" font-size="10" text-anchor="middle">SRAM scaling lags logic: SNM degrades at low voltage — FinFET/GAA and assist circuits keep it viable below 3nm.</text>

  <text x="380" y="464" fill="#6b7684" font-size="11" text-anchor="middle">SRAM is the fastest on-chip memory — 6 transistors that remember without being asked, at the cost of area.</text>
</svg>