Thermal via. is a plated hole used primarily to conduct heat from a component land or hot copper region into internal or opposite-side copper. Arrays beneath exposed pads are common for power ICs, LEDs, regulators, QFNs, and some BGAs. Parallel barrels can reduce the through-thickness bottleneck dramatically compared with dielectric alone, but improvement is not a universal factor: barrel plating, diameter, fill, pitch, land geometry, plane area, board material, convection, heatsink contact, and heat-source spreading all matter. Board engineering turns a logical interconnect into manufactured copper, dielectric, plated holes, solder mask, finishes, and assembled components. Requirements must identify voltage, current, edge rate, loss, jitter, temperature, environment, regulatory class, manufacturable feature sizes, inspection access, service life, and acceptable cost. The electrical reference plane is part of every signal path, so a net cannot be judged from its visible trace alone. Stackup, materials, copper roughness, glass weave, via construction, component launch, connector, enclosure, and cables jointly determine behavior.

Physical principles and design constraints. Heat travels from junction through package interfaces into the top pad, down copper barrels and any fill, then laterally through planes before leaving by convection, radiation, chassis, or a heatsink. Thermal resistances are three-dimensional and spreading resistance can dominate after the vias. Closely packed vias eventually show diminishing returns because they share the same source and destination regions. Open holes contain low-conductivity air and thin wall copper; conductive fill can improve heat flow but material conductivity and interface quality vary. Electrical ground and current paths may share the same structure. High-speed behavior follows electromagnetic fields rather than an ideal wire model. Return current concentrates near the outbound trace at high frequency because that path minimizes loop inductance; discontinuities force fields to spread and create reflection, mode conversion, crosstalk, and radiation. Resistance includes skin and proximity effects, dielectric loss depends on frequency and material, and copper roughness changes effective path length. Power delivery is also distributed: planes, vias, capacitors, packages, and die form a frequency-dependent impedance network with resonances and antiresonances.

Implementation workflow and manufacturing control. Typical mechanically drilled thermal vias may use finished diameters around 0.3–0.5 mm, but the fabricator’s aspect ratio, annular ring, plating, fill, and registration rules control the actual choice. Open vias under a paste aperture can wick solder and create voids or insufficient standoff. Tenting reduces wicking from one side but traps and cleanliness must be considered. Resin-filled and capped via-in-pad supports a planar solder land and assembly consistency at added cost. Copper coins or inlays serve higher heat flux where ordinary vias and planes are insufficient. Implementation begins with an approved stackup and fabrication capability. Constraint classes encode width, spacing, reference layer, impedance, differential gap, length or delay tolerance, via style, neck-down, clearance, and prohibited regions. Placement protects critical current loops before autorouting. Reference changes receive nearby return vias; plane splits are kept away from fast routes; decoupling connects with short, wide paths. Fabrication notes define materials, finished thickness, copper weights, controlled-impedance coupons, via filling, surface finish, solder mask, acceptance criteria, and revision identity.

Applications, alternatives, and system trade-offs. Exposed-pad QFNs commonly connect pad, ground, and heat through a via array. LED boards spread localized optical-source heat into metal-core or heavy-copper structures. Power converters use vias around switches, rectifiers, inductors, and hot current paths. BGA thermal balls and ground balls connect to internal planes through fan-out vias. A bottom heatsink can improve performance only if the via array, interface material, mounting pressure, airflow, and enclosure create a complete low-resistance path. The right construction depends on the product. Dense compute boards emphasize high layer count, low-loss channels, large BGAs, power delivery, and cooling. Automotive controllers add temperature, vibration, moisture, transient, and long-life requirements. RF boards need field-solver-backed launches and material control. Power boards emphasize creepage, clearance, copper current density, thermal spreading, and switching-loop geometry. Cost-sensitive products minimize layers and via processes, but a lower bare-board price can be erased by yield loss, rework, field returns, or excessive validation cycles.

<svg viewBox="0 0 760 470" xmlns="http://www.w3.org/2000/svg" font-family="-apple-system,Segoe UI,Roboto,sans-serif">
  <rect width="760" height="470" fill="#0d1117"/>
  <defs>
    <marker id="tvRedArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto">
      <path d="M0 0L10 5L0 10Z" fill="#f87171"/>
    </marker>
    <marker id="tvGoldArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto">
      <path d="M0 0L10 5L0 10Z" fill="#f59e0b"/>
    </marker>
    <marker id="tvBlueArrow" viewBox="0 0 10 10" refX="8" refY="5" markerWidth="6" markerHeight="6" orient="auto">
      <path d="M0 0L10 5L0 10Z" fill="#60a5fa"/>
    </marker>
    <linearGradient id="tvTemp" x1="0" y1="0" x2="0" y2="1">
      <stop offset="0" stop-color="#f87171" stop-opacity=".5"/>
      <stop offset=".45" stop-color="#f59e0b" stop-opacity=".25"/>
      <stop offset="1" stop-color="#60a5fa" stop-opacity=".08"/>
    </linearGradient>
    <linearGradient id="tvCopper" x1="0" y1="0" x2="0" y2="1">
      <stop offset="0" stop-color="#f0a45b"/>
      <stop offset=".5" stop-color="#b85c24"/>
      <stop offset="1" stop-color="#713612"/>
    </linearGradient>
    <filter id="tvHotGlow" x="-60%" y="-100%" width="220%" height="300%">
      <feGaussianBlur stdDeviation="5" result="blur"/>
      <feMerge><feMergeNode in="blur"/><feMergeNode in="SourceGraphic"/></feMerge>
    </filter>
  </defs>

  <text x="380" y="31" fill="#e6edf3" font-size="21" font-weight="700" text-anchor="middle">Thermal Vias — Give Heat a Copper Path Through the PCB</text>
  <text x="380" y="53" fill="#8b98a5" font-size="12.5" text-anchor="middle">via arrays bypass low-conductivity laminate and spread package heat into inner and backside copper planes</text>

  <!-- Two physically comparable PCB cross-sections -->
  <g transform="translate(24 87)">
    <text x="257" y="-9" fill="#e6edf3" font-size="10.5" font-weight="700" text-anchor="middle">IDENTICAL POWER PACKAGE · DIFFERENT HEAT PATH</text>
    <rect width="514" height="289" rx="13" fill="#10151b" stroke="#3a4453" stroke-width="1.6"/>
    <path d="M257 0v289" stroke="#52647b" stroke-dasharray="6 4"/>

    <!-- SPARSE CASE -->
    <g transform="translate(11 18)">
      <text x="117" y="0" fill="#fca5a5" font-size="9.5" font-weight="700" text-anchor="middle">SPARSE VIAS · HEAT BOTTLENECK</text>

      <!-- QFN/power IC and exposed pad -->
      <path d="M49 21h136v42H49Z" fill="#252d38" stroke="#94a3b8" stroke-width="1.7"/>
      <rect x="70" y="13" width="94" height="11" rx="3" fill="#3a181d" stroke="#f87171" filter="url(#tvHotGlow)"/>
      <text x="117" y="47" fill="#e6edf3" font-size="9.5" font-weight="700" text-anchor="middle">POWER IC · 8 W</text>
      <text x="117" y="58" fill="#fca5a5" font-size="7.5" text-anchor="middle">hot junction</text>
      <rect x="75" y="63" width="84" height="8" fill="#94a3b8" stroke="#e2e8f0"/>
      <text x="117" y="82" fill="#cbd5e1" font-size="7.5" text-anchor="middle">exposed pad + solder</text>

      <!-- PCB layers -->
      <rect x="14" y="72" width="206" height="12" fill="url(#tvCopper)" stroke="#f0a45b"/>
      <rect x="14" y="84" width="206" height="121" fill="#173127" stroke="#315044"/>
      <rect x="14" y="112" width="206" height="6" fill="url(#tvCopper)"/>
      <rect x="14" y="158" width="206" height="6" fill="url(#tvCopper)"/>
      <rect x="14" y="205" width="206" height="13" fill="url(#tvCopper)" stroke="#f0a45b"/>
      <g fill="#8b98a5" font-size="7.3">
        <text x="17" y="100">FR-4 · k ≈ 0.3 W/m·K</text>
        <text x="17" y="111">inner Cu</text><text x="17" y="157">inner Cu</text><text x="17" y="231">backside Cu</text>
      </g>

      <!-- Only two vias -->
      <g>
        <path d="M91 75v139M101 75v139" stroke="#f0a45b" stroke-width="4"/>
        <path d="M133 75v139M143 75v139" stroke="#f0a45b" stroke-width="4"/>
        <path d="M96 78v133M138 78v133" stroke="#0d1117" stroke-width="5"/>
      </g>
      <g fill="none" stroke="#f87171" stroke-width="2.5" marker-end="url(#tvRedArrow)">
        <path d="M81 88C64 118 65 156 75 190"/><path d="M153 88C172 121 169 158 158 190"/>
      </g>
      <path d="M58 75Q117 39 176 75V208Q117 238 58 208Z" fill="url(#tvTemp)" opacity=".5"/>
      <text x="117" y="251" fill="#fca5a5" font-size="8.5" font-weight="700" text-anchor="middle">large ΔT · spreading stays local</text>
    </g>

    <!-- DENSE CASE -->
    <g transform="translate(268 18)">
      <text x="117" y="0" fill="#6ee7b7" font-size="9.5" font-weight="700" text-anchor="middle">DENSE VIA ARRAY · PARALLEL HEAT PATHS</text>

      <path d="M49 21h136v42H49Z" fill="#252d38" stroke="#94a3b8" stroke-width="1.7"/>
      <rect x="70" y="13" width="94" height="11" rx="3" fill="#32191e" stroke="#f87171"/>
      <text x="117" y="47" fill="#e6edf3" font-size="9.5" font-weight="700" text-anchor="middle">POWER IC · 8 W</text>
      <text x="117" y="58" fill="#fbbf24" font-size="7.5" text-anchor="middle">lower junction temperature</text>
      <rect x="75" y="63" width="84" height="8" fill="#94a3b8" stroke="#e2e8f0"/>
      <text x="117" y="82" fill="#cbd5e1" font-size="7.5" text-anchor="middle">exposed pad + solder</text>

      <rect x="14" y="72" width="206" height="12" fill="url(#tvCopper)" stroke="#f0a45b"/>
      <rect x="14" y="84" width="206" height="121" fill="#173127" stroke="#315044"/>
      <rect x="14" y="112" width="206" height="6" fill="url(#tvCopper)"/>
      <rect x="14" y="158" width="206" height="6" fill="url(#tvCopper)"/>
      <rect x="14" y="205" width="206" height="13" fill="url(#tvCopper)" stroke="#f0a45b"/>

      <!-- Seven filled/plated thermal vias -->
      <g stroke="url(#tvCopper)" stroke-width="10">
        <path d="M72 75v139"/><path d="M87 75v139"/><path d="M102 75v139"/><path d="M117 75v139"/><path d="M132 75v139"/><path d="M147 75v139"/><path d="M162 75v139"/>
      </g>
      <g stroke="#f8b976" stroke-width="2">
        <path d="M72 78v133"/><path d="M87 78v133"/><path d="M102 78v133"/><path d="M117 78v133"/><path d="M132 78v133"/><path d="M147 78v133"/><path d="M162 78v133"/>
      </g>

      <!-- Heat flux through vias and lateral planes -->
      <g stroke="#f59e0b" stroke-width="2.3" marker-end="url(#tvGoldArrow)">
        <path d="M72 86v106"/><path d="M102 86v106"/><path d="M132 86v106"/><path d="M162 86v106"/>
      </g>
      <path d="M117 117H29M117 117h88M117 164H29M117 164h88M117 211H29M117 211h88" stroke="#f59e0b" stroke-width="1.7" marker-end="url(#tvGoldArrow)"/>
      <path d="M32 75Q117 51 202 75V209Q117 221 32 209Z" fill="url(#tvTemp)" opacity=".25"/>
      <text x="117" y="251" fill="#6ee7b7" font-size="8.5" font-weight="700" text-anchor="middle">lower ΔT · planes spread heat laterally</text>
    </g>

    <!-- Backside heatsink and airflow common to both cases -->
    <g transform="translate(17 259)">
      <path d="M0 0h476v12H0Z" fill="#263548" stroke="#94a3b8"/>
      <g fill="#263548" stroke="#94a3b8">
        <path d="M15 12h18v14H15Z"/><path d="M48 12h18v14H48Z"/><path d="M81 12h18v14H81Z"/><path d="M114 12h18v14H114Z"/><path d="M147 12h18v14H147Z"/>
        <path d="M311 12h18v14H311Z"/><path d="M344 12h18v14H344Z"/><path d="M377 12h18v14H377Z"/><path d="M410 12h18v14H410Z"/><path d="M443 12h18v14H443Z"/>
      </g>
      <path d="M177 20H295" stroke="#60a5fa" stroke-width="2.3" marker-end="url(#tvBlueArrow)"/>
      <text x="236" y="14" fill="#93c5fd" font-size="7.8" text-anchor="middle">airflow / cold plate</text>
    </g>
  </g>

  <!-- Equivalent thermal resistance shows parallelism -->
  <g transform="translate(561 88)">
    <text x="87" y="-9" fill="#fbbf24" font-size="10.5" font-weight="700" text-anchor="middle">THERMAL CIRCUIT</text>
    <rect width="175" height="170" rx="12" fill="#17150f" stroke="#f59e0b" stroke-width="1.6"/>
    <circle cx="24" cy="28" r="7" fill="#f87171"/>
    <text x="39" y="31" fill="#fca5a5" font-size="8.5">junction Tj</text>
    <path d="M24 35v21" stroke="#f59e0b" stroke-width="2"/>
    <g transform="translate(14 56)" fill="none" stroke-width="2">
      <path d="M10 0l-8 7 16 10-16 10 16 10-8 7" stroke="#f87171"/>
      <path d="M52 0l-8 7 16 10-16 10 16 10-8 7" stroke="#f59e0b"/>
      <path d="M94 0l-8 7 16 10-16 10 16 10-8 7" stroke="#f59e0b"/>
      <path d="M136 0l-8 7 16 10-16 10 16 10-8 7" stroke="#f59e0b"/>
      <path d="M10 0h126M10 44h126" stroke="#52647b"/>
    </g>
    <g fill="#8b98a5" font-size="7.2" text-anchor="middle">
      <text x="24" y="112" fill="#fca5a5">FR-4</text><text x="66" y="112">via₁</text><text x="108" y="112">via₂</text><text x="150" y="112">viaₙ</text>
    </g>
    <path d="M24 100v24h126M87 124v19" fill="none" stroke="#52647b"/>
    <circle cx="87" cy="148" r="7" fill="#60a5fa"/>
    <text x="101" y="151" fill="#93c5fd" font-size="8.5">ambient Ta</text>
    <text x="87" y="165" fill="#fbbf24" font-size="8" text-anchor="middle">1/Rθ,total = Σ 1/Rθ,path</text>
  </g>

  <!-- Via construction and solder-wicking control -->
  <g transform="translate(561 287)">
    <text x="87" y="-9" fill="#c4b5fd" font-size="10.5" font-weight="700" text-anchor="middle">VIA-IN-PAD CONTROL</text>
    <rect width="175" height="89" rx="11" fill="#151322" stroke="#a78bfa" stroke-width="1.6"/>
    <!-- Open via wicks solder -->
    <g transform="translate(13 15)">
      <rect width="58" height="12" fill="#94a3b8" stroke="#e2e8f0"/>
      <path d="M20 12v42M38 12v42" stroke="#f0a45b" stroke-width="5"/>
      <path d="M29 12v42" stroke="#0d1117" stroke-width="10"/>
      <path d="M12 5Q29-3 46 5L42 12H16Z" fill="#cbd5e1"/>
      <path d="M29 18v30" stroke="#cbd5e1" stroke-width="3" marker-end="url(#tvRedArrow)"/>
      <text x="29" y="67" fill="#fca5a5" font-size="7" text-anchor="middle">open: solder wicks</text>
    </g>
    <!-- Filled/capped via -->
    <g transform="translate(99 15)">
      <rect width="58" height="12" fill="#94a3b8" stroke="#e2e8f0"/>
      <path d="M20 12v42M38 12v42" stroke="#f0a45b" stroke-width="5"/>
      <path d="M29 12v42" stroke="#64748b" stroke-width="10"/>
      <path d="M12 5Q29-3 46 5L42 12H16Z" fill="#cbd5e1"/>
      <path d="M17 12h24" stroke="#34d399" stroke-width="3"/>
      <text x="29" y="67" fill="#6ee7b7" font-size="7" text-anchor="middle">fill + cap: stable paste</text>
    </g>
  </g>

  <!-- Key geometry -->
  <g transform="translate(561 402)">
    <rect width="175" height="31" rx="8" fill="#10233b" stroke="#60a5fa"/>
    <text x="87.5" y="13" fill="#93c5fd" font-size="8.2" font-weight="700" text-anchor="middle">DESIGN VARIABLES</text>
    <text x="87.5" y="24" fill="#8b98a5" font-size="7.2" text-anchor="middle">pitch · drill · plating · fill · plane area</text>
  </g>

  <text x="380" y="458" fill="#6b7684" font-size="11" text-anchor="middle">Via count helps until spreading, interfaces, airflow, manufacturability, or available pad area becomes the dominant limit.</text>
</svg>

Verification, qualification, and CFS connection. Thermal simulation uses actual heat maps, package resistance network, anisotropic board stackup, copper pattern, vias, interfaces, airflow, enclosure, neighboring sources, and ambient boundary conditions. Test boards measure junction through electrical temperature-sensitive parameters or embedded sensors while thermocouples and calibrated IR imaging observe surfaces. Cross-sections confirm plating and fill. Power cycling and thermal cycling reveal fatigue. Assembly studies inspect solder voiding and wicking. Design margin covers process tolerance, fouling, fan failure, altitude, and worst-case workload. Verification crosses schematic, layout, fabrication, assembly, and laboratory evidence. Automated checks cover connectivity, spacing, drill aspect ratio, annular ring, solder-mask dams, acid traps, copper balance, test access, and assembly courtyard. Field solvers and extracted models check impedance, loss, coupling, return paths, and PDN behavior. Fabrication coupons measure impedance; TDR locates discontinuities; VNA measurements characterize insertion and return loss; oscilloscopes measure eye, jitter, and rail noise. Thermal imaging, current injection, chamber cycling, vibration, X-ray, cross-section, and functional test close physical reliability. A design review preserves raw models, stackups, material declarations, process limits, measurement reference planes, calibration, uncertainty, failure evidence, and revision history so a passing prototype can become a repeatable product. Acceptance criteria distinguish nominal performance from guardband, screening, qualification, and production-control limits. Supplier substitutions trigger review of electrical, thermal, mechanical, chemical, assembly, and reliability assumptions rather than a part-number-only approval. CFS connects this topic to semiconductor architecture, implementation, verification, manufacturing, packaging, test, and deployed AI-system tradeoffs across the platform.