Wet Clean Selectivity on Advanced Surfaces

Keywords: wet clean selectivity advanced surfaces,selective wet chemistry,wet clean damage control,wet clean native oxide,advanced wet clean process

Wet Clean Selectivity on Advanced Surfaces is the precise control of aqueous and vapor-phase chemical cleaning processes to remove contaminants, native oxides, and etch residues from one material system while preserving the dimensional integrity and surface quality of adjacent exposed materials, which becomes exponentially more challenging as device dimensions shrink below 5 nm and multiple material surfaces are simultaneously exposed during cleaning steps.

Wet Clean Functions in CMOS Fabrication:
- Particle Removal: SC1 (NH₄OH/H₂O₂/H₂O at 1:1:5 to 1:4:20) removes particles through oxidation-undercut-lift mechanism—achieving >95% particle removal efficiency (PRE) for particles >20 nm
- Metal Contamination Removal: SC2 (HCl/H₂O₂/H₂O at 1:1:5) dissolves metallic impurities (Fe, Al, Cu, Zn) to <5×10⁹ atoms/cm² on Si surfaces—critical before gate oxidation
- Native Oxide Removal: dilute HF (0.1-1.0% HF) or vapor HF removes 0.5-1.5 nm native SiO₂ from Si surfaces with etch rate of 1-3 nm/min—enables clean epitaxial and contact interfaces
- Organic Residue Strip: SPM (H₂SO₄/H₂O₂ at 4:1 to 10:1) at 120-150°C removes photoresist residues and surface organics through aggressive oxidation—generates heat requiring temperature control

Selectivity Challenges at Advanced Nodes:
- Multi-Material Exposure: a single clean step may simultaneously contact Si, SiO₂, SiN, SiGe, HfO₂, TiN, Co, W, and low-k SiOCH—each material has different etch rates in every chemistry
- SiGe Sensitivity: SC1 etches SiGe at 0.5-3.0 nm/min depending on Ge content and NH₄OH concentration—at 30% Ge, etch rate is 5-10x higher than Si, causing S/D recess and roughening
- High-k Dielectric Attack: HfO₂ dissolves in HF-containing chemistries at 0.1-0.5 nm/min—even brief dip HF exposure removes >10% of 1.5 nm gate dielectric, shifting Vt by 50-100 mV
- Metal Line Corrosion: Cu exposed during wet cleans galvanically corrodes in presence of HF/H₂O₂—barrier integrity at metal edges must be verified before any wet clean step
- Low-k Damage: alkaline SC1 chemistries extract carbon from porous SiOCH, increasing dielectric constant by 0.2-0.5 in surface region—penetration depth increases with porosity

Chemistry Tuning for Selectivity:
- Dilute Chemistry: reducing NH₄OH concentration in SC1 from 1:1:5 to 1:4:20 decreases SiGe etch rate from 3 nm/min to 0.3 nm/min while maintaining 80% PRE
- Temperature Reduction: lowering SC1 temperature from 65°C to 25-40°C reduces material loss by 5-10x with proportionally lower cleaning efficiency—requires longer process time
- pH Control: buffered chemistries (citric acid, ammonium citrate) maintain pH at 4-5 for metal-compatible cleaning without galvanic corrosion
- Chelating Agents: EDTA or organic acids complex dissolved metals, preventing redeposition on clean surfaces—concentration of 10-100 ppm sufficient for Cu and Co contamination control
- Surfactant Addition: nonionic surfactants reduce surface tension to <30 dyn/cm, improving cleaning in high-AR features while reducing mechanical damage to fragile structures

Vapor-Phase and Alternative Clean Technologies:
- Vapor HF: HF/H₂O or HF/IPA vapor-phase cleaning provides more uniform native oxide removal than liquid HF—self-limiting behavior at SiO₂/Si interface prevents Si surface roughening
- Dry Chemical Clean (SiCoNi): NH₃/NF₃ remote plasma generates (NH₄)₂SiF₆ solid that is sublimated at 180-200°C—removes 1-5 nm native oxide with no silicon loss and excellent selectivity to SiN
- Cryogenic Aerosol: CO₂ or Ar/N₂ cryogenic aerosol removes particles through momentum transfer without chemical attack—compatible with all surface materials
- Ozone-Based Clean (IMEC Clean): O₃/DI water (20-40 ppm O₃) combined with dHF provides organic removal and oxide strip with minimal SiGe attack

Process Control and Monitoring:
- Material Loss Budget: total silicon loss across all wet cleans in the process flow must be <1 nm for sub-5 nm nodes—each clean allocated 0.1-0.3 nm of the budget
- Surface Roughness: RMS roughness after clean must be <0.15 nm on Si and <0.2 nm on SiGe—measured by AFM on monitor wafers
- Chemical Concentration Monitoring: real-time monitoring of NH₄OH, H₂O₂, and HF concentrations by conductivity, titration, or spectroscopy maintains bath within ±2% of target

Wet clean selectivity on advanced surfaces has become one of the most challenging process engineering problems in sub-5 nm CMOS fabrication, where the simultaneous requirement to achieve atomically clean surfaces while preserving sub-nanometer dimensional control on multiple dissimilar materials pushes conventional cleaning chemistry to its fundamental limits.

Want to learn more?

Search 13,225+ semiconductor and AI topics or chat with our AI assistant.

Search Topics Chat with CFSGPT