3D NAND Charge Trap Nitride Cut

Charge-trap nitride cut, or CTN cut, is a thin lateral etch that slices the charge-trap layer itself between adjacent word lines — a step most 3D NAND generations never needed, because physical spacing between layers used to be margin enough on its own.

ONO punch done
memory film opened at channel bottom
Sacrificial liner in place
protects tunnel oxide
Liner strip
exposes trap layer at target depth
CTN cutthin lateral etch, every word-line boundary
Trap-layer isolation cut
between adjacent word lines
Split-cell cut (optional)
within one word line, two bits
↻ next boundary
Memory film sealed
each bit's trap segment isolated

What changed is simple: as layer counts climbed and the spacing between word lines tightened to fit more of them into the same stack height, that spacing margin stopped being wide enough by itself.

Charge-Trap Nitride Cut (CTN Cut) — Isolating One Bit From Its Neighbor a thin lateral cut through the trap layer between word lines, enabling two bits per hole word-line metal ONO memory film channel (center) Without the cut trap layer is continuous between word lines — charge can migrate laterally, blurring one bit into the next With the cut each word line gets its own isolated trap segment A newer-node addition, not part of the original ONO stack earlier 3D NAND generations left the trap layer continuous and relied on physical layer spacing alone to limit charge migration; as layer counts climbed and spacing tightened, that margin shrank enough that some newer nodes now cut the trap layer directly, laterally, between adjacent word lines. it is also the etch step that split-cell designs depend on for two bits per hole, cutting the trap layer a second time, within a single word line, to isolate the two halves of one cell from each other

Without this cut, the charge-trap nitride that wraps the channel runs continuously from one word line to the next. That continuity is harmless while layers sit far enough apart, but as spacing shrinks, charge stored in one word line's trap segment can migrate laterally into the segment belonging to its neighbor, blurring the distinction between two supposedly independent bits.

The cut itself is a narrow, precisely placed lateral etch, run after a sacrificial-liner strip exposes the trap layer at the target depth, removing a thin ring of nitride right at the boundary between word lines so each layer keeps an electrically isolated trap segment of its own — functionally the same goal as the physical spacing older nodes relied on, achieved directly instead of by brute distance.

The same cut family does double duty in split-cell, two-bits-per-hole designs. Rather than only separating the trap layer between word lines, a second CTN cut runs within a single word line, splitting one cell's trap segment into two independently chargeable halves — the etch step that specific split-cell architectures depend on to store two bits in what would otherwise be one memory location.

This is a newer-node addition, not part of the original ONO stack recipe. Earlier generations of Samsung's V-NAND, SK hynix's 4D NAND, Kioxia/WD's BiCS, and Micron's 3D NAND ran without it, relying on spacing alone; CTN cut shows up specifically where layer count and pitch have pushed that margin too thin to trust.

CTN cut is the clearest example in this flow of an etch invented to solve a problem that didn't exist at lower layer counts: the trap layer was never the limiting factor until density made it one, and cutting it directly is now treated as necessary groundwork for both continued layer-count scaling and split-cell density gains.

Take 3d nand charge trap nitride cut further

Ask the copilot about this term, or have our engineers assess it against your process.