Form the Second Junction

# Form the Second Junction: Closing the Sandwich Into a Coupled System

The first junction, formed back in step fifteen, existed in isolation — a single boundary with its own built-in potential and depletion width, unaffected by anything on the other side of the base. The instant this second junction forms, that isolation ends: the thin p-type base is now bounded by two depletion regions at once, one eating into it from each side, and the two junctions' electrostatics stop being independent problems and become a single coupled system whose correct operation depends on both depletion widths fitting inside the base's physical width simultaneously. This is the step where the n-p-n sandwich becomes a real transistor structure rather than two separate junctions that happen to share a base region.

## 1. The Punch-Through Condition: Base Width Versus Both Depletion Widths Combined

$$W_B > W_{\text{dep,1}} + W_{\text{dep,2}}$$

Each junction's depletion region, computed the same way step fifteen's built-in-potential and depletion-width equations described, extends into the base from its own side. If the base's metallurgical width — the physical distance between the two junctions, set by step sixteen's pull-time interval — isn't comfortably larger than the sum of both depletion widths, the two depletion regions touch and merge, leaving no neutral, field-free region of base material left between them at all. This condition, called punch-through, isn't a gain degradation the way an oversized base width from step sixteen's timing error would be — it's a qualitatively different failure where the base effectively disappears as a separate electrical region, and the device stops behaving as a controlled transistor altogether.

## 2. Real Diagram: Two Depletion Regions Sharing One Base

Second Junction Closes the Sandwich — Now a Coupled System both depletion regions now share the same base — they were independent through step fifteen n region 1 (emitter) p-type base, W_B n region 2 (collector) W_dep,1 W_dep,2 neutral base remains — correct operation if W_dep,1 + W_dep,2 ever reaches W_B, this neutral strip vanishes — punch-through

## 3. Why This Coupling Retroactively Changes What "Correct" Means for Earlier Steps

$$W_B^{\text{required}} = W_{\text{dep,1}}(N_D^{(1)}, N_A) + W_{\text{dep,2}}(N_A, N_D^{(2)}) + W_B^{\text{neutral,min}}$$

Step sixteen's base-width timing target was framed purely as a gain-optimization problem against the exponential $\alpha \approx \exp(-W_B/L_p)$ — narrower is better for gain, up to a point. This step adds a second, independent lower bound: $W_B$ also has to stay comfortably above the sum of both depletion widths plus whatever minimum neutral region the device needs to function as a transistor at all, not just a well-performing one. These two constraints — gain wants $W_B$ small, punch-through safety wants $W_B$ large enough — are what actually defines the acceptable base-width window step sixteen's pull-time interval was targeting; neither constraint alone would have told the whole story about why that interval's duration mattered as much as it did.

The Base-Width Window: Gain Below, Punch-Through Above step sixteen's interval has to land inside both constraints at once base width, W_B → gain ↑ / punch-through risk ↑ gain, α(W_B) punch-through risk, falls as W_B grows acceptable window step 16's target has to sit where both curves are simultaneously acceptable

## Form the Second Junction's Place in the Process Lineage

Forming the second junction is step eighteen of the 1951 grown-junction transistor's full manufacturing sequence — immediately after donor dopant has been introduced, and before the second n-type region completes the structure. It is the step that converts two independently-formed junctions into a single coupled electrostatic system, and the point where punch-through — not just gain — becomes a real constraint on the base-width timing every earlier step in this sub-sequence worked to control.

Take form the second junction further

Ask the copilot about this term, or have our engineers assess it against your process.