N2p-Process

N2P is TSMC’s performance-enhanced member of the N2 process family. It keeps the nanosheet gate-all-around architecture and is described in TSMC’s 2024 technical disclosure as offering a 5% speed enhancement with full GDS compatibility. The practical question is how much useful performance a design can recover while retaining its layout investment. The flow below shows a design-migration decision, rather than a proprietary fabrication recipe.

Start with the design
N2 baseline
Architecture, cells, memory
N2P target
PDK and device models
Re-evaluate the circuit
Timing and power
Extract RC; check all corners
Memory and I/O
Check IP and operating limits
Qualify the product
Physical sign-off
DRC, LVS and reliability
Tape-out and ramp
Electrical test and yield

Compatibility protects geometry, not every sign-off result. GDS is the geometric layout data delivered for manufacturing. TSMC’s compatibility statement makes N2P different from a wholesale switch to another transistor architecture, but it is not a promise that an existing chip can ship unchanged without analysis. Updated timing models, extraction, voltage limits, SRAM behavior, reliability rules and IP qualifications still matter. A layout that remains usable can nevertheless have a different critical path or power optimum.

The channel is only one part of the delay path. A switching transistor must charge the capacitance of its wiring and the gates it drives. Contacts and interconnects contribute resistance; the load contributes capacitance; and the transistor supplies a voltage-dependent current. Changing any of these can change the circuit’s operating point. These are general engineering mechanisms, not evidence that TSMC publicly disclosed a particular N2P contact metal, epitaxy recipe or barrier-stack change. The cross-section separates those physical contributors without inventing a process specification.

Anatomy of an N2P process stackA schematic cross-section connects frontside wiring, contacts, gate-all-around nanosheets and silicon. Sheet and metal counts are illustrative, not a process specification. Anatomy of an N2P Process Stack N2-derived nanosheet logic — enhanced performance with layout compatibility to package · frontside power and signal delivery frontside redistribution MOL — contacts gate Silicon substrate (wafer) BEOL copper levels, barriers, RDL signal and power routing MOL — device-to-wire contacts FEOL — schematic nanosheets wrapped by the gate on all sides; count is illustrative Read the physical stack 3. Wiring and routing resistance and capacitance 2. Device-to-wire path contacts add series resistance 1. GAA device control thin channels, surrounding gate TSMC’s 2024 paper describes a 5% speed enhancement and full GDS compatibility with N2. Conceptual section: layer counts, sheet counts and relative thicknesses are not to scale.

A quoted speed improvement needs its baseline. The 5% figure comes from TSMC’s 2024 N2 platform disclosure and refers to N2P relative to N2. It is a platform-level claim, not a measured improvement for every mobile CPU or AI accelerator. Frequency, energy and leakage depend on voltage, temperature, cell choices, memory content and routed wiring. A better operating point can be used for speed or traded toward a different power target; a universal power-reduction percentage cannot be inferred from the speed figure alone.

The Critical Path Extends Beyond the Channel A shared device architecture can still deliver a different circuit operating point GAA driver I-drive Contact R Wire R Load C Qualitative model: delay depends on drive current, series resistance and switched capacitance.

N2P and A16 make different integration choices. N2P extends the N2 platform; TSMC separately describes A16 as combining nanosheet devices with Super Power Rail backside power delivery. A16’s supply-routing benefits should therefore not be assigned automatically to N2P. Moving power to the backside changes contacts, wiring allocation and manufacturing integration. Selecting between platforms involves the actual package, power network, signal congestion, design schedule and qualified IP, rather than ranking the two names as interchangeable steps on one simple ladder.

Production status belongs to a dated milestone. TSMC reported N2 volume manufacturing beginning in the fourth quarter of 2025. Its June 2026 shareholder materials scheduled N2P volume production for the second half of 2026. That schedule is a stated target, not by itself a confirmation that every N2P customer product has qualified or shipped. The October 2026 earnings discussion describes the N2 family ramp without separately establishing an N2P shipment milestone. Node-family output and derivative-specific readiness answer different questions.

The business case is performance at a manageable migration cost. A refinement platform can preserve design investment while giving engineers another power-and-timing option. Manufacturing learning can help, but yield is product- and process-specific and should be measured rather than assumed from a node’s age. The useful comparison includes the same workload, output quality, package, operating conditions, good-die cost and delivery requirements. The nanometer label alone supplies none of those answers.

Sources and further reading. [TSMC’s 2024 N2/N2P technical disclosure](https://research.tsmc.com/page/logic/97.html); [TSMC June 2026 shareholder materials](https://investor.tsmc.com/sites/ir/shareholders-meeting/2026-06-04/2026AGM_Agenda_wmn_0.pdf); [TSMC October 2026 earnings materials](https://investor.tsmc.com/english/quarterly-results/2026/q3).

Read N2P as a compatible nanosheet-platform refinement: evaluate the recovered circuit performance, the remaining qualification work and the manufacturing evidence together.

Take n2p-process further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app