Silicon Carbide Epitaxy Reactor

Silicon carbide epitaxy reactors grow the thick, low-defect SiC layers that power devices actually use — because the SiC substrate itself, grown from a seed boule, carries far too many crystal defects to build a reliable power device directly on it. A dedicated epitaxial layer, grown in its own high-temperature CVD-style reactor, gives power device makers a cleaner starting surface than the substrate alone can provide.

SiC substrate wafer
Sliced from a boule — carries substrate-level defect density
SiC epitaxy reactor sequence
High-temperature H2 etch
In-situ clean removes surface damage before growth, ~1600°C+
Silane + propane precursor flow
Step-controlled growth maintains crystal polytype
In-situ doping
N or Al dopant gas sets drift-layer resistivity precisely
Low-defect epi layer
Device-quality surface for the power transistor built on top

Growth temperature in SiC epitaxy runs far hotter than silicon epitaxy ever needs to, because SiC's crystal structure simply requires more thermal energy to assemble correctly. Silicon epitaxy typically runs at temperatures well under 1200°C; SiC epitaxy routinely runs above 1550-1650°C to get the silicon and carbon precursor species enough energy to arrange into the correct crystal polytype instead of forming stacking faults or the wrong crystal phase entirely. That extreme temperature requirement is exactly why SiC epitaxy needs its own reactor design — one built around materials and heating systems that silicon epitaxy tooling was never engineered to reach.

SiC Epitaxy — High Temperature, Low Defect Density 300+°C hotter than silicon epitaxy to hold the correct crystal polytype Growth temperature comparison ~1100°C Si epitaxy ~1600°C+ SiC epitaxy Why the heat matters — polytype control correct polytype (4H-SiC) low stacking-fault density insufficient energy wrong polytype, stacking faults in-situ H2 etch and precise dopant gas control both run hot alongside the growth step itself

In-situ doping during SiC epitaxy is what directly sets the power device's breakdown voltage, which is why reactor-level dopant gas control matters as much as the crystal growth itself. A power MOSFET or diode's blocking voltage is determined largely by the thickness and resistivity of its epitaxial drift layer, and that resistivity is set by precisely how much nitrogen or aluminum dopant gas flows into the reactor during growth — a small drift in dopant concentration across a wafer translates directly into variation in the finished device's voltage rating, making the reactor's gas-delivery precision a direct electrical specification, not just a process detail.

A SiC epitaxy reactor exists as its own distinct equipment category specifically because silicon carbide's crystal chemistry demands temperatures and in-situ process control that standard silicon epitaxy tooling was never built for — and every power device built on that epi layer inherits however well or poorly the reactor held those extreme conditions.

Take silicon carbide epitaxy reactor further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app