sram bitcell
```svg
```
**SRAM Bitcell Design** is the **fundamental memory circuit element consisting of cross-coupled inverters that store a single bit of data** — where the classic 6-transistor (6T) cell provides a compact, fast, and low-power storage element that forms the basis of all on-chip caches, register files, and embedded memories, with bitcell design being one of the most critical and specialized areas of circuit design because SRAM occupies 50-80% of modern processor die area and its density/performance directly determines chip capability.
**6T SRAM Cell**
- **PU** (Pull-Up): 2 PMOS transistors (one per inverter).
- **PD** (Pull-Down): 2 NMOS transistors (one per inverter).
- **PG** (Pass-Gate): 2 NMOS access transistors controlled by Word Line (WL).
- Cross-coupled inverters: Q and QB are complementary → bistable → stores 1 bit.
**Operations**
| Operation | WL | BL | BLB | Action |
|-----------|----|----|-----|--------|
| Hold | 0 | Precharged | Precharged | Access transistors off, data retained |
| Read | 1 | Sense | Sense | Small ΔV develops between BL and BLB |
| Write | 1 | Drive 0/1 | Drive 1/0 | Override cell through strong BL drivers |
**Stability Metrics**
| Metric | What It Measures | Target |
|--------|-----------------|--------|
| SNM (Static Noise Margin) | Read stability — how much noise before flip | > 150-200 mV |
| WNM (Write Noise Margin) | Write-ability — can BL drivers flip the cell? | > 200 mV |
| Read current (Iread) | Speed of sense amp detection | > 10-30 µA |
| Hold margin | Data retention in standby | > 250 mV |
**SNM (Butterfly Curve)**
- Plot voltage transfer curves of both inverters → overlapping "butterfly" shape.
- SNM = largest square that fits inside the butterfly curves.
- Large SNM = stable cell. Small SNM = read upset risk.
- Trade-off: Strong PD (for stability) conflicts with strong PG (for write-ability).
**Cell Ratio (CR) and Pull-Up Ratio (PR)**
- **Cell ratio (β)**: PD width / PG width. Higher β → better read stability. Typical: 1.5-2.0.
- **Pull-up ratio (γ)**: PU width / PG width. Lower γ → better write margin. Typical: 0.8-1.0.
- Conflict: Read wants strong PD + weak PG. Write wants strong PG + weak PU.
- 6T limitation: Single port for read and write → must compromise.
**Advanced Bitcell Variants**
| Variant | Transistors | Advantage | Area |
|---------|------------|-----------|------|
| 6T | 6 | Compact, standard | 1× |
| 8T | 8 | Separate read port → no read disturb | 1.3× |
| 10T | 10 | Differential read + single-ended write | 1.6× |
| 12T | 12 | Full read/write decoupling | 2× |
| FinFET 6T | 6 (multi-fin) | Better matching, lower Vmin | 1× |
**FinFET/GAA SRAM Challenges**
- Fin quantization: Width only in integer multiples of fin pitch → limited sizing options.
- Variability: Better than planar but still significant at minimum geometry.
- Vmin: Minimum voltage for reliable operation → determines power efficiency.
- Goal at each node: Smaller bitcell area while maintaining stability margins.
SRAM bitcell design is **the most area-critical and variability-sensitive circuit in all of digital IC design** — because SRAM density directly determines cache size, and cache size is often the primary performance differentiator between processor generations, bitcell optimization at each new technology node represents a central battleground where every square nanometer saved translates to measurable system-level performance improvement.