epitaxial growth doping control
Silicon epitaxy is the precision crystal growth process where a single-crystalline semiconductor film is deposited onto a crystalline silicon substrate from gas-phase precursors such that the newly grown layer perfectly replicates the crystallographic orientation and lattice symmetry of the underlying substrate. In modern advanced CMOS logic manufacturing across sub-3nm FinFET and Gate-All-Around (GAA) nanosheets, Selective Epitaxial Growth (SEG) serves as the primary strain-engineering and contact-resistance technology. By etching recessed cavities into source/drain regions and selectively growing lattice-mismatched single-crystal materials—such as boron-doped silicon-germanium ($\text{Si}_{1-x}\text{Ge}_x$) for PMOS and phosphorus-doped carbon-doped silicon ($\text{Si:C}$) for NMOS—epitaxy induces controlled uniaxial channel strain ($\sigma_{\text{channel}} > 1.5\text{ GPa}$) that boosts carrier mobility while achieving ultra-low contact resistivity ($\rho_c < 1.0\times 10^{-9}\ \Omega\cdot\text{cm}^2$).
**Selective chemical vapor deposition achieves single-crystal growth on silicon while preventing nucleation on dielectric masks.** In Selective Epitaxial Growth (SEG), chlorinated silicon precursors (such as dichlorosilane $\text{SiH}_2\text{Cl}_2$, DCS) and germanium precursor ($\text{GeH}_4$) are co-flowed with gaseous hydrogen chloride ($\text{HCl}$) at temperatures between $600^\circ\text{C}$ and $750^\circ\text{C}$ in a Reduced-Pressure CVD (RPCVD) reactor:
$$
R_{\text{net}} = k_{\text{growth}} P_{\text{DCS}} P_{\text{GeH}_4} - k_{\text{etch}} P_{\text{HCl}}^2.
$$
On crystalline silicon substrates, single-crystal growth kinetics proceed rapidly ($R_{\text{growth}} > R_{\text{etch}}$), yielding an epitaxial film. On adjacent silicon oxide or silicon nitride spacer masks, adatom surface mobility is low and requires an incubation time to form critical nuclei; $\text{HCl}$ selectively etches away weakly bound amorphous silicon and germanium clusters before they can crystallize, establishing infinite dielectric selectivity.
**Lattice mismatch between epitaxial layers and the silicon substrate generates powerful channel strain.** Germanium has a larger crystal lattice constant ($a_{\text{Ge}} = 5.658\ \text{\AA}$) than silicon ($a_{\text{Si}} = 5.431\ \text{\AA}$), resulting in a natural lattice mismatch strain $f = (a_{\text{SiGe}} - a_{\text{Si}}) / a_{\text{Si}} \approx 0.042 \cdot x_{\text{Ge}}$. When pseudomorphic $\text{Si}_{1-x}\text{Ge}_x$ ($x = 0.25\text{--}0.50$) is grown in recessed source/drain pockets, the SiGe lattice is forced to conform laterally to the smaller silicon substrate:
$$
\sigma_{\text{uniaxial}} = \frac{E}{1 - v} \cdot f_{\text{mismatch}} \approx 1.5\text{--}2.2\text{ GPa},
$$
where $E$ is Young's modulus ($130\text{ GPa}$) and $v$ is Poisson's ratio ($0.28$). This compressive stress propagates laterally into the PMOS channel, splitting the valence band degeneracy and reducing hole effective mass ($m_h^*$), which increases PMOS drive current ($I_{\text{on}}$) by over $50\%$. Conversely, for NMOS transistors, epitaxially grown carbon-doped silicon ($\text{Si:C}$ with $1\text{--}2\%$ interstitial/substitutional carbon) induces tensile strain that splits conduction band valleys to boost electron mobility.
**Crystallographic faceting on slow-growing {111} planes dictates source and drain geometry.** Epitaxial growth rates vary strongly with crystallographic surface orientation ($R_{\langle 100\rangle} > R_{\langle 110\rangle} \gg R_{\langle 111\rangle}$). Because the close-packed $\{111\}$ planes have the highest surface bond density and lowest surface energy, single-crystal growth naturally forms faceted diamond-shaped profiles inclined at $54.7^\circ$ relative to the (100) substrate plane. Controlling facet development through temperature, $\text{HCl}$ flow, and pre-epi wet chemical cleaning ensures that the epitaxial diamond tip lands at the exact spacer edge without encroaching under the transistor gate dielectric.
**Maintaining film thickness below the Matthews-Blakeslee critical thickness prevents misfit dislocation defects.** As a strained epitaxial film grows, elastic strain energy accumulates proportionally with film thickness ($U_{\text{strain}} \propto \epsilon^2 \cdot h$). If the film exceeds the Matthews-Blakeslee critical thickness ($h_c$):
$$
h_c \approx \frac{b}{8\pi f (1 + v)} \left[\ln\left(\frac{h_c}{b}\right) + 1\right],
$$
the accumulated strain energy relaxes plastically by nucleating misfit dislocations and threading dislocation loops. In advanced 3nm GAA nanosheet superlattices alternating between sacrificial $\text{Si}_{0.7}\text{Ge}_{0.3}$ and crystalline silicon channels, individual layer thicknesses are strictly constrained ($h_{\text{layer}} \le 10\text{ nm} < h_c$) to maintain $100\%$ coherent pseudomorphic strain with zero threading defects.
| Epitaxial Material Stack | Precursor Chemistry & Gases | Growth Temp & Pressure | Active Dopant & Density | Key Semiconductor Function |
|---|---|---|---|---|
| PMOS Embedded $\text{Si}_{1-x}\text{Ge}_x$ | $\text{SiH}_2\text{Cl}_2 + \text{GeH}_4 + \text{HCl}$ | 620°C – 700°C (20 Torr) | In-situ Boron ($\text{B} \ge 8\times 10^{20}\ \text{cm}^{-3}$) | Uniaxial compressive strain ($> 1.8\text{ GPa}$) + ultra-low contact resistance |
| NMOS Embedded $\text{Si:C}$ | $\text{SiH}_4 + \text{SiH}_3\text{CH}_3 + \text{HCl}$ | 580°C – 650°C (10 Torr) | In-situ Phosphorus ($\text{P} \ge 1\times 10^{21}\ \text{cm}^{-3}$) | Uniaxial tensile strain ($> 1.2\text{ GPa}$) + source/drain contact resistance |
| GAA Nanosheet $\text{Si/SiGe}$ Superlattice | $\text{SiH}_4 / \text{GeH}_4$ Multi-layer | 650°C – 720°C (10 Torr) | Undoped intrinsic channel | Alternating sacrificial $\text{SiGe}$ and single-crystal Si nanosheet channels |
| High-Voltage GaN-on-Silicon | $\text{TMGa} + \text{NH}_3 + \text{AlN}$ Buffer | 1000°C – 1100°C (MOCVD) | Intrinsic / Si-doped | Power electronics ($650\text{V}$) heterojunction high-electron-mobility transistor (HEMT) |
| Raised Source/Drain (RSD) Si | $\text{SiH}_2\text{Cl}_2 + \text{HCl} + \text{H}_2$ | 750°C – 850°C (80 Torr) | In-situ Arsenic / Phosphorus | Thickened source/drain landing pads for silicide contact formation |
**In-situ doping during epitaxial growth eliminates ion implantation crystal damage.** In sub-5nm nodes where contact contact depth is under $10\text{ nm}$, physical ion implantation damages the single-crystal substrate and suffers from transient enhanced diffusion. Low-temperature epitaxy introduces gaseous dopant precursors (diborane $\text{B}_2\text{H}_6$ for p-type, phosphine $\text{PH}_3$ or arsine $\text{AsH}_3$ for n-type) directly into the CVD process stream. Dopant atoms incorporate into substitutional lattice sites during growth, achieving electrically active carrier concentrations exceeding solid solubility limits ($N_A > 1\times 10^{21}\ \text{cm}^{-3}$) without requiring high-temperature post-implant annealing.
```flowchart
st=>start: Wafer enters RPCVD epitaxy chamber following in-situ Siconi H2/NF3 clean
bake=>operation: Execute high-purity H2 bake (750°C–800°C) to desorb residual native oxide
flow=>operation: Co-flow DCS (SiH2Cl2), GeH4, HCl, and in-situ dopant gas (B2H6) at 650°C
compete=>operation: Competitive growth vs HCl etch maintains 100% selectivity over dielectric spacers
facet=>operation: Self-limiting {111} faceting shapes diamond source/drain geometry
thickness=>condition: Target epitaxial thickness and pseudomorphic strain achieved?
cooldown=>operation: Rapid cooldown in H2 ambient to prevent surface reconstruction and defect nucleation
pass=>end: Atomically registered strained source/drain ready for contact metallization
st->bake->flow->compete->facet->thickness
thickness(yes)->cooldown->pass
thickness(no)->flow
```
**Mastering advanced transistor performance requires treating silicon epitaxy as a crystal-lattice-coherency-competitive-etching-and-strain-engineering lens.** By orchestrating gas-phase chemical thermodynamics, competitive halogen etching kinetics, crystallographic faceting mechanics, and pseudomorphic strain accumulation, semiconductor fabs construct atom-flat, high-performance nanoscale transistors. Epitaxial precision ensures that billion-transistor logic circuits and 3D nanosheet processors achieve maximum switching speeds, ultra-low contact resistance, and flawless crystalline reliability across high-volume production.