What Is an Etch HfO2 Filmstack

An etch hafnium oxide filmstack (etch $HfO_2$ filmstack) is an atomic-scale layered material structure engineered into high-$k$ metal gate (HKMG) transistors, gate-all-around (GAA) nanosheets, ferroelectric field-effect transistors (FeFETs), and resistive random-access memories (RRAM). At advanced nodes ($N7$ down to $A14$), the gate dielectric must provide high gate capacitance ($C_{\text{ox}} = \kappa \varepsilon_0 A / t_{\text{ox}}$) while suppressing quantum-mechanical direct tunneling leakage. Because hafnium dioxide exhibits a high dielectric constant ($\kappa \approx 20\text{–}25$ versus $\kappa \approx 3.9$ for $SiO_2$), it allows a physically thicker gate film ($\sim 1.2\text{ to }2.2\text{ nm}$) to achieve an Equivalent Oxide Thickness (EOT) below $0.7\text{ nm}$. However, hafnium oxide cannot be deposited directly onto raw silicon without forming defect-ridden silicide bonds; it requires an ultra-thin (0.5–0.8 nm) interfacial oxide ($SiO_x$ or $SiGeO_x$) and is capped by multi-layer work-function metals ($TiN, TaN, TiAl, W$). Patterning and selectively recessing this filmstack presents extreme plasma etch challenges: hafnium-oxygen bonds possess massive chemical bond energy ($\sim 801\text{ kJ/mol}$), demanding $BCl_3/Cl_2$ ion-assisted chemical dry etching with near-infinite selectivity to the underlying sub-nanometer interfacial layer. At a high level, the architectural anatomy of an $HfO_2$ high-$k$ gate filmstack and its selective etch sequence looks like this:

Substrate preparation
Pristine Si / SiGe channel with 0.6-0.8nm interfacial SiO2
High-k ALD deposition
1.2 - 2.0 nm crystalline or ferroelectric HfO2 / HfZrO2
HfO2 filmstack selective dry etch processBCl3 reduction, selective chemical dry etch, and interface stop
Work function cap stripping
Selective Cl2 / BCl3 etch of TiN / TaN (1-3 nm)
BCl3 chemical reduction of Hf-O
3HfO2 + 4BCl3 -> 3HfCl4 + 2B2O3 (BOCl volatile)
Ion-assisted directional removal
Low-bias Ar+ / BCl2+ sputtering (E_ion 20-35 eV)
Interfacial SiO2 barrier halt
Infinite selectivity stop on 0.8nm interfacial oxide
↻ atomic layer clearance
Zero channel degradation
Preserves atomic Si channel mobility and gate integrity
EOT scaling (<0.65 nm)
Enables leak-free drive current in GAA nanosheet CFETs

A few principles are essential for understanding how $HfO_2$ etch filmstacks are constructed, how their chemical thermodynamics govern plasma reactivity, and why multi-layer interface engineering dictates dry etch selectivity:

Thermodynamics of $HfO_2$ and the necessity of boron trichloride. Hafnium dioxide is chemically inert to standard fluorine ($CF_4, SF_6$) and pure chlorine ($Cl_2$) plasmas at typical wafer temperatures ($30^\circ\text{C}\text{–}60^\circ\text{C}$). The hafnium-oxygen bond energy is extraordinarily high ($Hf-O \approx 801\text{ kJ/mol}$), making pure halogenation thermodynamically unfavorable. To break the $Hf-O$ bond without requiring high ion bombardment energies that would destroy underlying gate oxides, boron trichloride ($BCl_3$) is introduced as an aggressive oxygen getter:

$$3HfO_2(s) + 4BCl_3(g) \rightarrow 3HfCl_4(g) \uparrow + 2B_2O_3(s) \quad (\text{or } 3BOCl(g) \uparrow)$$

The formation of boron oxychloride ($BOCl$) or boron oxides ($B_2O_3$, $\Delta H_f^\circ = -1273.5\text{ kJ/mol}$) drives the free energy of reaction strongly negative ($\Delta G_{\text{rxn}} < 0$). Volatile hafnium tetrachloride ($HfCl_4$) desorbs from the surface under low ion assistance ($E_{\text{ion}} \approx 20\text{–}35\text{ eV}$), preventing physical punch-through into the channel.

Filmstack layer hierarchy and material properties. In a leading-edge gate-all-around (GAA) nanosheet or replacement metal gate (RMG) structure, the $HfO_2$ filmstack spans four distinct layers:
1. *Silicon / SiGe Channel Substrate:* Atomically flat crystalline silicon (100) or strained $Si_{0.75}Ge_{0.25}$ nanosheet ribbons.
2. *Interfacial Layer (IL):* $0.5\text{ to }0.8\text{ nm}$ of chemical or thermal silicon dioxide ($SiO_x$). The IL passivates dangling bonds at the channel interface, reducing interface trap density ($D_{\text{it}} < 1 \times 10^{11}\text{ cm}^{-2}\text{eV}^{-1}$) and preserving carrier mobility ($\mu_{\text{eff}}$).
3. *High-$k$ Dielectric Core:* $1.2\text{ to }2.2\text{ nm}$ of hafnium dioxide ($HfO_2$) or hafnium zirconium oxide ($Hf_{1-x}Zr_xO_2$), deposited by thermal or plasma-enhanced Atomic Layer Deposition (ALD) using TEMAH ($Hf[N(CH_3)(C_2H_5)]_4$) or $HfCl_4$ precursors with $H_2O$ or $O_3$ oxidizers. In FeFET memories, orthorhombic phase ($Pca2_1$) crystallization imparts remanent ferroelectric polarization ($P_r > 15\text{ }\mu\text{C/cm}^2$).
4. *Work Function Metal (WFM) Capping Stack:* $1.0\text{ to }3.0\text{ nm}$ of titanium nitride ($TiN$), tantalum nitride ($TaN$), or titanium aluminum carbide ($TiAlC$) that sets the transistor threshold voltage ($V_t$).

HfO2 High-k Gate Etch Filmstack Architecture Layer stack hierarchy, BCl3/Cl2 thermodynamics, and atomic-scale interface selectivity Gate Dielectric Filmstack Hardmask / Metal Fill (W) WFM Cap (TiN / TaN, 2nm) HfO2 High-k (1.5nm, κ ≈ 25) Bond Enthalpy: 801 kJ/mol Interfacial SiO2 (0.7nm, κ ≈ 3.9) Silicon Channel (Si / SiGe) Zero Recess / Lattice Strain Lock Preserves D_it < 10¹¹ cm⁻²eV⁻¹ Etch Chemical Reaction & Selectivity Dynamics 1. WFM Cap Removal (Cl2 / BCl3 / Ar): TiN + 4Cl → TiCl4 ↑ + 1/2 N2 ↑ | High rate (2.5 nm/s) with clean profile 2. HfO2 High-k Core Reduction (BCl3 / Ar): 3HfO2 + 4BCl3 → 3HfCl4 ↑ + 3BOCl ↑ | ΔG < 0 thermodynamically driven BCl3 scavenges oxygen to break strong 801 kJ/mol Hf-O bonds 3. Interfacial SiO2 Halt Mechanism: Selective passivation: BCl3 polymerizes boron-oxy-chlorides atop SiO2 Selectivity HfO2:SiO2 > 15:1 under ultra-low ion bias (E_ion < 25 eV) EOT Target: < 0.65 nm | Leakage Suppression: > 10⁴× vs SiO2 BCl3 Oxygen Scavenging Overcomes 801 kJ/mol Hf-O bond >15:1 Selectivity to SiO2 Protects 0.7nm interfacial oxide Zero Channel Recess Guarantees carrier mobility HfO2 etch filmstacks rely on BCl3 chemical reduction to volatilize hafnium tetrachloride without substrate sputtering atomic layer selectivity over the 0.7nm interfacial SiO2 layer preserves crystalline silicon channel carrier mobility

Selectivity mechanisms over the interfacial $SiO_2$ layer. The most difficult requirement in $HfO_2$ filmstack patterning is halting immediately when the $HfO_2$ is consumed, leaving the $0.7\text{ nm}$ $SiO_2$ layer completely intact across the wafer. In $BCl_3/Ar$ plasmas, selectivity is governed by chemical self-passivation:
- *Boron-Oxy-Chloride Deposition:* When the plasma reaches the $SiO_2$ surface, the reaction of $BCl_3$ with $SiO_2$ forms an insoluble, solid-phase boron oxide / chloroboroxole passivation layer ($[B_2O_3 \cdot BOCl]_n$).
- *Ion Energy Window:* Below an ion bias energy threshold of $E_{\text{ion}} \approx 25\text{ eV}$, this passivation layer cannot be sputtered away, completely arresting further $SiO_2$ removal and achieving an effective etch selectivity of $HfO_2 : SiO_2 > 15:1$.
- *Damage-Free Wet Strip:* After the dry etch halts on the interfacial oxide, a dilute hydrofluoric acid ($DHF$, $1:1000$) or hot deionized water ($H_2O$ at $65^\circ\text{C}$) rinse strips the residual boron-rich surface complex without etching the underlying silicon or $SiGe$ channel.

Read an $HfO_2$ etch filmstack through a *molecular-sandwich* lens: an atomic architecture where a high-permittivity hafnium core delivers electrodynamic gate control, while an ultra-thin interfacial oxide shields the crystalline channel from plasma trauma.

Take what is an etch hfo2 filmstack further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app