MOSFET Scaling 1970s Implement Channel Stop Punchthrough Control
# MOSFET Scaling (1970s): Step 16 — Implementing Channel-Stop and Punchthrough Control
Two related leakage paths that scaling opened up between and within devices. Beyond the subthreshold conduction covered in step 15, scaled devices and scaled isolation structures opened two further parasitic conduction paths: punchthrough, where source and drain depletion regions meet directly beneath a very short channel and allow current to flow regardless of gate voltage, and field (isolation) leakage, where the narrower LOCOS field regions from step 7 allow a parasitic transistor to turn on under the field oxide between adjacent devices. Step 16 covers both and the channel-stop doping technique used to suppress the second.
## 1. Punchthrough: When Depletion Regions Merge
If channel length shrinks far enough relative to junction depth and doping (the same lateral-depletion-encroachment geometry introduced in step 8 and revisited in step 12's rolloff discussion), the source and drain depletion regions can meet beneath the channel surface, creating a direct subsurface conduction path that the gate voltage cannot control at all — a failure mode qualitatively worse than subthreshold leakage because it is not exponentially suppressible by gate voltage, only by geometry and doping. Devices approaching this limit need either deeper channel doping specifically to keep the depletion regions apart, or a floor on how short the channel can go for a given junction depth and voltage.
## 2. Real Diagram: Punchthrough Depletion-Region Merger vs. Field-Oxide Parasitic Leakage
## 3. Field (Isolation) Leakage Under Narrow LOCOS Oxide
The field oxide between adjacent transistors, together with any interconnect routed across it, forms a parasitic MOS structure of its own — field oxide as the 'gate dielectric,' the substrate beneath it as the 'channel.' As LOCOS field-oxide regions narrowed under density pressure (step 7), this parasitic device's own threshold voltage could fall low enough to turn on inadvertently under normal interconnect bias conditions, creating leakage between adjacent, supposedly isolated transistors.
## 4. Channel-Stop Implant as the Fix
The standard fix was a channel-stop implant: a masked, moderately deep implant of the same polarity as the substrate, placed specifically under the field-oxide regions (and self-aligned to the LOCOS nitride mask in many process flows, reusing the same patterned layer from step 7), raising the parasitic field-region threshold well above any voltage interconnect would realistically apply. This is structurally similar in spirit to the channel Vt-adjust implant of step 10 — a localized, masked implant solving a localized threshold problem — but targeted at the isolation regions rather than the active devices.
## 5. Companion Diagram: Stage Sequence and Trend Summary
## Implementing Channel-Stop and Punchthrough Control's Place in the Process Lineage
This is step 16 of 20 in the MOSFET Scaling (1970s) series, tracing planar NMOS scaling from early 1970s field pressure through the fixed-voltage-scaling break that opens the adjacent HMOS (1978) series.