Embedded-Silicon-Germanium

Embedded silicon-germanium places SiGe in selected regions of a transistor structure. In the classic pMOS strain-engineering application, recesses beside the channel are selectively filled with SiGe to form source/drain stressors. The larger natural lattice spacing of the alloy helps produce a compressive mechanical environment in the adjacent silicon channel.

The alloy regions and the channel serve different roles. A silicon-channel transistor can use SiGe source/drain regions without becoming a SiGe-channel transistor. This distinction matters when describing the origin of a transport improvement. The stressor modifies channel strain, while its composition and doping also influence junction and series-resistance behavior.

Embedded silicon-germanium Conceptual comparison; not a manufacturing specification or scale drawing Local structure SiGe in source/drain recesses Silicon channel can remain Mechanical action Alloy lattice mismatch Compressive channel stress Integration variables Recess shape + Ge profile Defects + doping + contacts eSiGe source/drain stressors and a SiGe channel describe different material placements in a transistor.

Selective epitaxy must control both material quality and geometry. The process has to grow the intended alloy in the exposed semiconductor regions while managing defects and growth on surrounding materials. Recess shape, germanium profile, and proximity to the channel change stress transfer. A composition value alone cannot establish the resulting channel strain.

Published development continued beyond the first implementation. The 2004 Intel-authored strained-silicon paper describes selective SiGe source/drain stressors. An IBM IEDM 2006 paper reports a graded-germanium embedded-SiGe scheme. Together these examples show that eSiGe is a family of engineered integrations, with composition profiles and device geometry as active design variables.

The electrical objective is a better complete pMOS device. Improved hole transport must be considered alongside junction leakage, parasitic capacitance, contact resistance, and reliability. Layout can change the mechanical boundary conditions and therefore the realized benefit. Embedded SiGe is most useful when the process and circuit models represent those coupled effects.

Sources and further reading. [Thompson et al., A Logic Nanotechnology Featuring Strained-Silicon, 2004](https://doi.org/10.1109/LED.2004.825195); [IBM graded embedded-SiGe stressor paper, IEDM 2006](https://research.ibm.com/publications/novel-enhanced-stressor-with-graded-embedded-sige-sourcedrain-for-high-performance-cmos-devices).

Read Embedded silicon-germanium as a selectively integrated alloy stressor that couples source/drain fabrication to silicon-channel transport.

Take embedded-silicon-germanium further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app