Etch

# Etch: The Sub-Nanometer Chisel — Physics, Plasma Chemistry & Equipment Moats

Photolithography projects the pattern of light and shadow, but it creates no physical transistors. Lithography merely changes the solubility of a sacrificial polymer film. It is etch—the selective, directional removal of unmasked material via reactive plasma and low-energy ion bombardment—that physically carves the conductors, gates, dielectrics, and contact holes into the wafer. Lithography defines intent; etch determines physical reality.

---

## 1. The Inversion Principle: Why Lithography Defines Intent, But Etch Determines Reality

In the semiconductor foundry, every leading-edge process node ( $7\text{nm} \rightarrow 3\text{nm} \rightarrow 2\text{nm}$ ) requires solving two coupled problems:
1. Printing the pattern with light (Lithography).
2. Transferring the pattern into matter with atomic precision (Etch).

If photolithography exposes a $12\text{nm}$ critical dimension (CD) into organic photoresist with zero optical error, but the subsequent reactive ion etch exhibits $1.5\text{nm}$ of isotropic lateral undercut, the transistor gate length shrinks uncontrollably, driving catastrophic subthreshold source-to-drain leakage. If the etch exhibits aspect-ratio-dependent etching (ARDE) microloading, narrow trenches etch slower than wide trenches, leaving unetched contact opens adjacent to over-etched gate shorts.

Invert the manufacturing problem: What destroys a wafer during etch?
* Charge Damage: High-energy ions ( $>100\text{ eV}$ ) puncturing the $1.5\text{nm}$ gate dielectric, permanently trapping charge and shifting threshold voltage ( $$V_T$$ ).
* Polymer Residue & Mask Erosion: Fluorocarbon polymer under-dissociation clogging high-aspect-ratio holes or eroding the protective hardmask prematurely.
* Aspect Ratio Dependent Microloading: In 3D NAND memory holes ( $$>100:1$$ aspect ratio), neutral radical depletion causes the bottom etch rate to choke to near-zero.
* Chamber Memory Drift: Reactor wall seasoning changing across consecutive wafers, shifting critical dimensions from wafer-center to wafer-edge.

The equipment suppliers who solve these failure modes—principally Lam Research and Applied Materials—do not sell commodities; they license physical and chemical control of atomic matter.

---

## 2. Plasma Physics: Ion Sheaths, Debye Shielding & Dual-Frequency RF

Etch chambers rely on low-pressure, weakly ionized, non-equilibrium cold plasmas where the electron temperature ( $T_e \approx 2\text{--}5\text{ eV} \approx 23,000\text{--}58,000\text{ K}$ ) vastly exceeds the ion and neutral gas temperature ( $T_i \approx T_g \approx 300\text{--}500\text{ K}$ ).

### Capacitively Coupled Plasma (CCP) vs. Inductively Coupled Plasma (ICP)
* CCP (Dielectric Etch): RF power applied between two parallel conductive plates. High sheath voltages ( $V_{\text{sheath}} \approx 200\text{--}1500\text{ V}$ ), ideal for driving highly energetic, anisotropic ions through thick silicon dioxide and silicon nitride stacks.
* ICP (Conductor & Silicon Etch): RF power coupled through an external inductive coil via time-varying magnetic fields ( $$B(t)$$ ). Generates high plasma densities ( $n_e \approx 10^{11}\text{--}10^{12}\text{ cm}^{-3}$ ) at very low pressures ( $1\text{--}20\text{ mTorr}$ ). A separate RF generator on the electrostatic chuck (ESC) biases the wafer independently, allowing independent control of ion flux (plasma density) and ion energy.

### Sheath Dynamics and the Bohm Criterion
Electrons move hundreds of times faster than ions ( $m_e \ll M_i$ ), rapidly escaping to the chamber walls. The plasma charges positive relative to the boundary, forming a positive space-charge sheath of thickness:

s \approx \lambda_D \left(\frac{2e V_0}{k_B T_e}\right)^{3/4}

where $\lambda_D = \sqrt{\frac{\epsilon_0 k_B T_e}{n_e e^2}}$ is the Debye length.

To enter the sheath and accelerate toward the wafer, positive ions must reach the Bohm acoustic velocity:

u_B = \sqrt{\frac{k_B T_e}{M_i}}

Across the dark sheath, ions drop through the bias potential $V_{\text{bias}}$ , accelerating perpendicular to the wafer surface. This directional velocity vector turns a chemical reaction that would naturally be isotropic (etching equally in all directions) into a laser-straight anisotropic vertical beam.

---

## 3. Fluorocarbon Etch Chemistry: Radical Flux vs. Polymer Passivation

Silicon dioxide ( $\text{SiO}_2$ ) and silicon nitride ( $\text{Si}_3\text{N}_4$ ) etching utilizes fluorocarbon chemistries ( $\text{CF}_4, \text{C}_4\text{F}_8, \text{CHF}_3, \text{C}_4\text{F}_6$ ) mixed with argon and oxygen:

\text{e}^- + \text{CF}_4 \rightarrow \text{CF}_3^+ + \text{F}^* + 2\text{e}^-

\text{e}^- + \text{CF}_4 \rightarrow \text{CF}_2 + 2\text{F}^* + \text{e}^-

The process represents a simultaneous competition between polymer deposition and reactive chemical etching:

1. Sidewall Passivation: Difluorocarbene ( $\text{CF}_2$ ) precursors deposit a steady-state protective fluorocarbon polymer layer on vertical sidewalls. Because ions enter at normal incidence, they strike the sidewalls with negligible energy, leaving the passivation intact and preventing lateral chemical etching.
2. Bottom Desorption: High-energy normal ions strike the horizontal trench bottom, disrupting the polymer and providing the activation energy for chemical conversion:

\text{SiO}_2 + 2\text{CF}_2 \xrightarrow{\text{Ion Energy}} \text{SiF}_4\uparrow + 2\text{CO}\uparrow

Both products are volatile gases pumped away by the turbomolecular vacuum system, producing a perfectly vertical trench profile.

---

## 4. The 3D NAND Miracle: Extreme Aspect Ratio Etching (>100:1)

Nowhere is the physics of etch more extraordinary than in 3D NAND flash memory (232 to 300+ layers manufactured by Micron, SK Hynix, Samsung, and Western Digital).

* A memory hole is etched through over 200 alternating nanometer-scale layers of silicon oxide and silicon nitride ( $\text{ONON}$ stack).
* Geometry: A cylindrical channel hole $80\text{ nm}$ in diameter driven through $6\text{ }\mu\text{m}$ of solid material—an aspect ratio exceeding 80:1 to 100:1. (The equivalent of drilling a straight 4-inch hole through a 35-foot slab of granite without wandering by half an inch).
* Physical Failure Modes:
* *Twisting:* Non-uniform charging of the insulating dielectric walls deflects incoming ions, causing the channel hole to curve and miss the landing pad below.
* *Bowing:* Ions scattered off mask facets erode the upper sidewalls, turning the vertical cylinder into an hourglass shape.
* *Striations:* Roughness in the mask transferring down the length of the hole as deep vertical grooves.

How Lam Research Conquered 3D NAND: Lam's *Vantex* and *Sensei* systems introduce cryogenic etch technology (chilling wafers to $-60^\circ\text{C}$ to $-80^\circ\text{C}$ ). At cryogenic temperatures, chemical reactions freeze on the sidewalls without requiring thick polymer passivation, allowing radical flux to reach the deep bottom and sustaining high etch rates with minimal bowing.

---

## 5. Atomic Layer Etching (ALE) & Sub-2nm GAAFET Nanosheet Architecture

As dimensions shrink to sub-3nm nodes, standard continuous RIE causes unacceptable line-edge roughness and lattice damage. The industry transitioned to Atomic Layer Etching (ALE)—a cyclic, self-limiting process removing matter layer by atomic layer:

[ Step A: Surface Modification ] ──► Cl₂ gas adsorbs onto exposed Si surface
         │ (Self-limiting monolayer coverage: Si-Cl_ads forms)
         ▼
[ Step B: Chamber Purge ] ──────────► Inert gas purges unreacted Cl₂ gas
         │ (Zero chemical etching occurs in the absence of ions)
         ▼
[ Step C: Ion Bombardment ] ────────► Low-energy Ar⁺ ions (<50 eV) strike wafer
         │ (Sputter threshold of Si-Cl is 20 eV; pure Si is 45 eV)
         │ (Only the chlorinated monolayer desorbs: SiCl₄↑)
         ▼
[ Step D: Final Chamber Purge ] ────► Exactly 1 atomic layer (~0.13 nm) removed

In Gate-All-Around (GAAFET) transistors (TSMC N2, Intel 18A, Samsung 3GAP), horizontal nanosheet channels consist of alternating crystalline layers of $\text{Si}$ and $\text{Si}_{0.7}\text{Ge}_{0.3}$ . To free the nanosheets so the metal gate can wrap completely around each wire, an extreme isotropic ALE chemistry selectively removes the sacrificial $\text{SiGe}$ layers with over 150:1 selectivity, without removing a single atomic lattice plane of the adjacent silicon nanosheet.

---

## 6. Equipment Hardware Engineering & Monopolies: Lam vs. Applied

Building an etch chamber capable of surviving these environments requires materials science at the frontier:
* Chamber Walls: High-density fluorocarbon and chlorine plasmas rapidly corrode stainless steel and aluminum. Leading chambers feature plasma-sprayed Yttrium Oxide ( $\text{Y}_2\text{O}_3$ ) or Yttria-Alumina coatings resistant to reactive fluorine radicals.
* Electrostatic Chucks (ESC): Alumina/Aluminum Nitride ceramic chucks with multi-zone resistive heating and helium backside pressure cooling, controlling wafer surface temperature to within $\pm 0.3^\circ\text{C}$ across all 300 millimeters.
* RF Match Networks: Impedance matching units using high-speed variable vacuum capacitors that re-tune in milliseconds as the plasma ignites and changes density.

### The Duopoly Structure
* Lam Research (`LRCX`): The undisputed global king of dielectric and high-aspect-ratio memory etch. Lam holds $\approx 50\%$ global share in etch, including an overwhelming monopoly in 3D NAND channel hole drilling.
* Applied Materials (`AMAT`): The leader in conductor etch (Centris Sym3 system) and atomic layer materials removal, leveraging integrated materials solutions (combining etch, deposition, and metrology on a single vacuum transfer cluster).

---

## 7. Charlie Munger's Capital Allocation Lattice: WFE Cycles & Moats

Applying Charlie Munger’s multidisciplinary latticework reveals why semiconductor equipment companies represent some of the highest-quality economic franchises on earth:

[ Physics Constraint ] ──► Extreme Chamber Engineering ──► Insurmountable Switching Cost
        │                                                           │
        ▼                                                           ▼
[ Inelastic Demand ]  ◄── 45–50%+ Gross Margins  ◄── $4.2B+ Installed-Base Annuity

1. Inelastic Capex Demand: When TSMC or Samsung builds a $$20B fab, etch equipment represents a mission-critical gating item. A fab CFO cannot buy a "cheap alternative" etch chamber; if the etch chamber drifts by 1 angstrom, the entire $$ 20B fab yields zero viable chips. Equipment cost is negligible relative to yield loss.
2. The Installed-Base Annuity Moat: Once Lam or Applied installs 90,000+ chambers across global cleanrooms, the customer is permanently locked in. Fabs spend over $4.2B annually on spare parts, chamber refurbishments, focus ring replacements, and algorithm calibrations. This service revenue provides a counter-cyclical cash cushion that sustains 30%+ ROIC even during wafer fab equipment (WFE) cyclical downturns.
3. The Sit-On-Your-Hands Investor Advantage: WFE markets are cyclical (peaking in memory booms, contracting in inventory digestion cycles). When Mr. Market panics during a cyclical trough, the slow-motion allocator buys these physics monopolies at fair multiples, knowing that sub-2nm GAAFETs, 3D NAND scaling, and AI accelerators guarantee accelerating etch intensity per wafer.

---

## 8. Official Technical eBook Canon

This canonical entry represents the synthesized core of Volume IV in the ChipFoundryServices Technical Series:

* Book 1: *Chip — Architecture, Logic & Silicon Physics*
* Book 2: *Foundry — The Contract Manufacturing Revolution & TSMC*
* Book 3: *Lithography — EUV Optics, ASML & Rayleigh Resolution*
* Book 4: *Etch — The Sub-Nanometer Chisel: Physics, Chemistry & Moats*

Open-Source Manuscript Repository:
👉 [github.com/chipfoundryservices/ebook-etch-subnanometer-chisel](https://github.com/chipfoundryservices/ebook-etch-subnanometer-chisel)
*Complete with 8 chapters, mathematical derivations (Child-Langmuir sheath laws, Bohm velocities), chamber specifications, and full Munger capital allocation models.*

Etch

Take etch further