fan out wafer level packaging
**Fan-out wafer-level packaging.** embeds one or more dies in mold compound to create a reconstituted wafer or panel, then builds redistribution layers across both die and surrounding mold so external connections can extend beyond the original die footprint. It eliminates the conventional organic laminate substrate used by flip-chip BGA. The result can be thin, electrically short, and well suited to mobile, RF, power-management, sensor, and increasingly heterogeneous integration applications. Electronic packaging creates the electrical, mechanical, and thermal boundary between semiconductor die and the board or system. The package must fan microscopic die pads into manufacturable external contacts while distributing power, removing heat, protecting fragile structures, and surviving assembly plus field environments. Architecture is constrained by die size, I/O count, pitch, bandwidth, power, allowable warpage, package height, board density, test strategy, known-good-die availability, repair policy, volume, and supply chain.
**Physical principles and design constraints.** RDL traces and vias transform fine die-pad pitch into larger solder-ball pitch. Their short length can reduce resistance, inductance, and capacitance relative to a substrate path, but thin-film geometry, return allocation, copper density, dielectric properties, and transitions still determine signal and power integrity. Mold compound and silicon have different thermal expansion and stiffness. Die shift during molding, wafer warpage, RDL stress, interface adhesion, and package curvature challenge overlay and joint reliability. Thermal paths depend on die face orientation, mold, RDL, balls, board, and optional top cooling. Package behavior is coupled. Interconnect resistance and inductance influence simultaneous-switching noise and channel loss; dielectric and conductor geometry set impedance and coupling. Heat crosses interfaces whose voids and contact resistance can dominate bulk conductivity. Silicon, copper, organic laminate, mold compound, solder, underfill, and PCB expand by different amounts, creating cyclic shear and peel stress. Larger bodies and finer pitches increase sensitivity to warpage, coplanarity, moisture, reflow history, intermetallic growth, electromigration, and brittle-interface fracture.
**Implementation workflow and manufacturing control.** A common flow places tested dies face-down on a temporary carrier, molds them into a reconstituted body, debonds and planarizes, builds polymer dielectric and copper RDL layers, forms under-bump metallurgy and balls, tests, and singulates. Face-up and chip-first/chip-last variants change sequence and risk. eWLB is a well-known embedded fan-out family; InFO is a foundry fan-out platform; panel-level processing pursues area economics but tightens uniformity and handling challenges. Design rules cover die shift tolerance, RDL width/space, via capture, copper balance, keep-outs, warpage, and test. Implementation co-designs die pad map, substrate or redistribution layers, bump map, power-ground allocation, escape routing, decoupling, mechanical keep-outs, lid or mold, thermal interface, board land pattern, stencil, and assembly profile. Layout avoids necked current paths and abrupt reference changes. Corner and edge joints receive special reliability attention. Process windows specify alignment, placement force, dispense volume, cure, molding pressure, planarization, plating, ball attach, singulation, moisture handling, and reflow. Traceable lots and metrology connect excursions to electrical and mechanical outcomes.
**Applications, alternatives, and system trade-offs.** Single-die fan-out expands I/O beyond die area without a substrate. Multi-die fan-out connects logic, RF, memory, sensors, or power devices through RDL. Package-on-package fan-out can support memory integration. Compared with WLCSP, fan-out supports more external area and can relax board pitch. Compared with flip-chip BGA, it can be thinner and electrically shorter but has different size, warpage, RDL, and manufacturing constraints. Compared with 2.5D silicon interposers, it often targets lower cost and routing density, though advanced fan-out continues to evolve. Package selection is a system trade. Mobile products value thin profile and integration; networking and AI accelerators require bandwidth, power delivery, heat removal, and large body control; automotive and industrial products prioritize thermal cycling and mission life; sensors may need optical, acoustic, fluidic, or environmental access. A smaller package can reduce parasitic length yet complicate board fabrication and inspection. A highly integrated module can shrink the board and protect design IP while concentrating yield, sourcing, repair, and thermal risk.
| Package approach | Traditional substrate | I/O fan-out | Thickness / electrical path | Primary trade-off |
|---|---|---|---|---|
| FOWLP | No laminate substrate | Beyond die through RDL over mold | Thin and short path potential | Die shift, warpage, RDL process |
| Flip-chip BGA | Organic laminate substrate | Through substrate to ball grid | Thicker, rich routing and power planes | Substrate cost and package warpage |
| WLCSP | No | Usually within die footprint | Thinnest and shortest | Fine board pitch and die-size limit |
| 2.5D interposer | Interposer plus package substrate often used | Very dense die-to-die routing | High bandwidth and integration | Cost, complexity, thermal design |
```svg
```
**Verification, qualification, and CFS connection.** Process control measures die placement and shift, mold thickness, wafer or panel warpage, surface planarity, RDL alignment, line width, via capture, plating thickness, adhesion, ball coplanarity, and singulation damage. Electrical test uses chains and structures for RDL continuity, insulation, electromigration, and high-speed loss. Acoustic microscopy and X-ray find delamination and voids; cross-section validates interfaces. Qualification includes preconditioning, temperature cycling, humidity bias, drop, bend, thermal shock, and board-level testing. Multi-die products also require known-good-die and repair strategy. Qualification starts with materials and process characterization, then uses package-level and board-level tests matched to the mission profile. Inspection includes optical metrology, scanning acoustic microscopy, X-ray or computed tomography, cross-sections, dye-and-pry, shear or pull tests, and warpage measurement. Stress tests include preconditioning, temperature cycling, thermal shock, high-temperature storage, humidity bias, power cycling, vibration, mechanical shock, and board bend. Electrical monitoring distinguishes opens, shorts, resistance drift, leakage, timing degradation, and intermittent faults. A design review preserves raw models, stackups, material declarations, process limits, measurement reference planes, calibration, uncertainty, failure evidence, and revision history so a passing prototype can become a repeatable product. Acceptance criteria distinguish nominal performance from guardband, screening, qualification, and production-control limits. Supplier substitutions trigger review of electrical, thermal, mechanical, chemical, assembly, and reliability assumptions rather than a part-number-only approval. CFS connects this topic to semiconductor architecture, implementation, verification, manufacturing, packaging, test, and deployed AI-system tradeoffs across the platform.