← Back to Chip Foundry Services

Glossary

211 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 4 of 5 (211 entries)

Ale Self Limited Kinetics

ale kinetics, atomic layer etching kinetics, self limiting ale kinetics, ale self limiting, atomic layer etching selectivity, ale selective removal, ale isotropic etching, atomic layer etch process, ale self-limiting etch

Atomic Layer Etching is the leading-edge subtractive nanofabrication technology that utilizes sequential, self-limiting surface modification and volatile desorption half-reactions…

Ale Self Limited Kinetics

ale kinetics, atomic layer etching kinetics, self limiting ale kinetics, ale self limiting, atomic level processing, ale ald integration, atomic precision manufacturing, digital etch deposit, self limiting process, ale, ald, etch

Atomic Layer Etching is the leading-edge subtractive nanofabrication technology that utilizes sequential, self-limiting surface modification and volatile desorption half-reactions…

Attenuated Psm (Attpsm)

attpsm, attenuated psm, phase shift mask, phase-shift mask, psm, lithography photomask

Photomask fabrication, phase-shift mask engineering, and nanoscopic defect repair constitute the foundational master-patterning technologies that enable optical projection…

Auger Electron Spectroscopy (Aes)

auger electron spectroscopy, aes surface analysis, scanning auger microscopy, auger depth profiling, aes semiconductor

When a focused electron beam removes an inner-shell electron from a surface atom, the vacancy can be filled without emitting an X-ray. Instead, the relaxation energy ejects…

Autocollimator

metrology

Autocollimator is a precision optical instrument that measures small angular displacements of reflective surfaces — used in semiconductor manufacturing for qualifying the angular…

Automated Defect Classification

adc, metrology

Spectroscopic ellipsometry and inline optical wafer metrology constitute the non-destructive physical measurement and defect detection disciplines that govern yield control across…

Automated Design Space Exploration

ml design optimization, multi objective chip optimization, pareto optimal design discovery, design parameter tuning

Automated Design Space Exploration (DSE) is the systematic search through the vast space of design parameters, architectural choices, and EDA tool settings to discover optimal…

Automated Material Handling System Optimization for Wafer Fab Logistics

automated material handling system optimization wafer fab logistics, automated material, handling system optimization, amhs, automated material handling, wafer fab

Automated Material Handling System Optimization for Wafer Fab Logistics Introduction & Motivation Automated Material Handling System Optimization for Wafer Fab Logistics addresses…

Automated Recipe Selection Metrology Prediction Machine Learning

automated metrology recipe selection prediction, automated metrology recipe, metrology recipe selection, recipe selection prediction, automated metrology

Automated Metrology Recipe Selection Prediction with Machine Learning Introduction & Motivation Automated Metrology Recipe Selection Prediction with Machine Learning addresses…

Automated Test Equipment

ATE, semiconductor tester, pin electronics, test program, device power supply

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…

Automated Wafer Defect Pareto Trend Analysis with Machine Learning

automated wafer defect pareto trend analysis machine learning, automated wafer, defect pareto trend, automated wafer defect pareto trend analysis, automated wafer defect

Automated Wafer Defect Pareto Trend Analysis with Machine Learning Introduction & Motivation Automated Wafer Defect Pareto Trend Analysis with Machine Learning addresses a central…

Automatic Test Equipment

ate semiconductor, wafer probe, final test, test program, test economics

Automatic Test Equipment (ATE) and Semiconductor Testing is the hardware and software infrastructure used to verify that semiconductor devices meet electrical specifications…

Automotive

semiconductor, AEC-Q100, qualification, reliability, automotive, grade

Semiconductor reliability physics and accelerated life testing constitute the statistical, thermodynamic, and mechanical disciplines engineered to predict, quantify, and guarantee…

Automotive

automotive chips, car, vehicle, aec-q100, automotive grade, automotive qualified

Yes, automotive is a core focus with dedicated automotive team and IATF 16949 certified facilities — supporting automotive applications including ADAS (radar processing, lidar…