← Back to AI Factory Chat

AI Factory Glossary

58 technical terms and definitions

All Topics Semiconductor Generative AI
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 2 of 2 (58 entries)

overlay measurement lithography,image based overlay ibo,diffraction based overlay dbo,overlay control correction,overlay budget allocation

**Overlay Measurement** is **the precision metrology that quantifies the alignment accuracy between successive lithography layers — measuring the relative displacement of patterns from different layers with sub-nanometer precision to ensure proper electrical connectivity, prevent shorts and opens, and maintain device performance, with overlay budgets tightening from ±10nm at 28nm node to ±2nm at 3nm node requiring continuous measurement and correction**. **Image-Based Overlay (IBO):** - **Target Design**: dedicated overlay marks consist of nested structures from two layers (box-in-box, frame-in-frame, bar-in-bar); inner structure from current layer, outer structure from previous layer; typical target size 20×20μm to 40×40μm with multiple targets per wafer (50-200 sites) - **Measurement Principle**: high-resolution optical microscope captures images of overlay targets; image processing algorithms detect edges of inner and outer structures; calculates X and Y displacement between centroids; KLA Archer systems achieve 0.2nm 3σ measurement precision - **Illumination Modes**: brightfield illumination for high-contrast targets; darkfield for low-contrast targets; multiple wavelengths (visible, UV) optimize contrast for different material stacks; polarization control reduces film interference effects - **Accuracy Limitations**: target asymmetry from process effects (etch loading, CMP dishing) causes measurement bias; tool-induced shift (TIS) from optical aberrations; target-to-device offset due to different pattern densities; advanced algorithms and calibration minimize these errors to <0.5nm **Diffraction-Based Overlay (DBO):** - **Grating Targets**: uses periodic line gratings from two layers with intentional offsets (±d/4 where d is grating pitch); measures diffraction efficiency asymmetry between +1 and -1 orders; asymmetry proportional to overlay error; ASML YieldStar and KLA 5D systems provide <0.3nm precision - **Scatterometry Analysis**: illuminates grating with multiple wavelengths and polarizations; measures reflected spectrum; compares to simulated library using RCWA (rigorous coupled-wave analysis); extracts overlay along with CD and profile information - **Small Target Advantage**: DBO targets can be 10×10μm or smaller vs 20-40μm for IBO; enables higher sampling density and placement closer to device areas; reduces target-to-device offset - **Robustness**: less sensitive to process-induced target asymmetry than IBO; grating averaging reduces impact of local defects; preferred for advanced nodes where target size and accuracy requirements are most stringent **On-Device Overlay:** - **Device Pattern Measurement**: measures overlay directly on functional device structures rather than dedicated targets; eliminates target-to-device offset; uses machine learning to extract overlay from complex product patterns - **Computational Imaging**: captures images of device patterns from both layers; neural networks trained on simulated or measured data predict overlay from pattern features; achieves 0.5-1nm accuracy on actual device structures - **Sampling Density**: enables measurement at every die or multiple sites per die; provides detailed overlay maps revealing intra-field variations invisible with sparse target sampling - **Challenges**: device patterns not optimized for overlay measurement; lower signal-to-noise ratio than dedicated targets; requires extensive training data and model validation; emerging technology with increasing adoption at 5nm and below **Overlay Control and Correction:** - **Scanner Correction**: overlay measurements feed back to lithography scanner; corrects wafer-to-wafer variations (translation, rotation, magnification, orthogonality); advanced scanners correct higher-order terms (3rd-order, 4th-order distortions) using 20-40 correction parameters - **Intra-Field Correction**: corrects overlay variations within the exposure field; uses fingerprint from previous lots to predict and correct field distortions; reduces intra-field overlay by 30-50% - **Process Correction**: adjusts upstream processes (etch, CMP, deposition) to minimize overlay impact; etch bias compensation, CMP pressure tuning, and thermal budget optimization reduce process-induced overlay errors - **Advanced Process Control (APC)**: run-to-run control adjusts scanner corrections based on metrology feedback; exponentially weighted moving average (EWMA) controller compensates for tool drift and process variations; maintains overlay within specification despite disturbances **Overlay Budget Allocation:** - **Error Sources**: lithography scanner (alignment, stage positioning, lens distortions), process-induced (etch bias, film stress, CMP non-uniformity), metrology (measurement uncertainty), and wafer geometry (flatness, edge grip) - **Budget Breakdown**: typical 3nm node overlay budget of ±2nm (3σ) allocates: scanner 1.0nm, process 1.2nm, metrology 0.5nm, wafer 0.6nm; RSS (root sum square) combination: √(1.0² + 1.2² + 0.5² + 0.6²) = 1.8nm with 0.2nm margin - **Tightening Trends**: overlay budget scales approximately 0.3× per node; 7nm node: ±3nm, 5nm node: ±2.5nm, 3nm node: ±2nm, 2nm node: ±1.5nm; requires continuous improvement in all error sources - **Critical Layers**: contact and via layers have tightest overlay requirements (direct electrical connection); metal layers slightly relaxed; non-critical layers (isolation, passivation) significantly relaxed; enables resource allocation to critical layers **Sampling and Measurement Strategy:** - **Sampling Density**: critical layers measured at 50-200 sites per wafer; less critical layers at 10-30 sites; adaptive sampling increases density when overlay exceeds thresholds - **Measurement Frequency**: 100% wafer measurement for critical layers during ramp; sampling (1 wafer per lot, 1 lot per day) during stable production; returns to 100% when excursions detected - **Multi-Layer Overlay**: measures overlay between non-adjacent layers (layer N to layer N-2, N-3); detects accumulated overlay errors; guides process optimization to minimize error propagation - **Overlay Maps**: visualizes overlay across wafer; identifies systematic patterns (radial, azimuthal, field-to-field); guides root cause analysis and correction strategy development **Advanced Overlay Techniques:** - **Computational Lithography**: uses overlay measurements to optimize OPC (optical proximity correction) and SMO (source-mask optimization); compensates for systematic overlay errors through mask design - **High-Order Correction**: corrects overlay using 40-80 parameters including field rotation, astigmatism, and coma-like distortions; captures complex overlay fingerprints from lens heating and process effects - **Per-Exposure Correction**: measures and corrects overlay for each exposure field individually; accounts for field-to-field variations from scanner dynamics; reduces overlay by 20-30% vs wafer-level correction - **Machine Learning Prediction**: predicts overlay from process parameters and upstream metrology; enables feedforward control and virtual metrology; reduces measurement burden while maintaining control Overlay measurement is **the alignment verification that ensures billions of transistors connect correctly — measuring nanometer-scale misalignments between layers with atomic-scale precision, providing the feedback data that enables lithography scanners to maintain the perfect registration required for functional chips at technology nodes where a 2nm error means the difference between a working processor and electronic scrap**.

overlay metrology,metrology

Overlay metrology measures the alignment error between successive lithography layers using dedicated measurement targets in the scribe lines. **Methods**: **Image-Based Overlay (IBO)**: Optical microscope images box-in-box or frame-in-frame targets. Measures displacement between inner and outer boxes from different layers. **Diffraction-Based Overlay (DBO/SCOL)**: Scatterometry measures phase difference between diffraction from specially designed grating targets. Higher precision than IBO. **Target designs**: Box-in-box (BIB), Advanced Imaging Metrology (AIM) marks, SCOL gratings, micro-DBO targets. Designs optimized for accuracy and robustness. **Accuracy**: IBO: ~1-2nm. DBO: <0.5nm. Requirements tighten with each technology node. **Measurement points**: Typically measured at 15-30+ sites per wafer for statistical overlay characterization. **Error components**: Translation (x, y shift), rotation, magnification, higher-order terms (trapezoid, bow). **Correction**: Measured errors fed back to scanner as corrections for subsequent exposures. APC loop. **Tool-Induced Shift (TIS)**: Metrology tool contribution to measured overlay. Removed by measuring at 0 and 180 degree rotation and averaging. **Applications**: Layer-to-layer alignment verification, scanner matching, lithography process control, APC feedback. **Vendors**: KLA (Archer series for IBO, ATL for DBO), ASML (YieldStar for DBO). **Inline requirement**: Every lot measured for overlay to ensure alignment specifications are met.

overlay metrology,overlay error,lithography overlay,overlay measurement,alignment error litho

**Overlay Metrology** is the **measurement and control of the alignment accuracy between successive lithographic layers** — ensuring that features printed in one layer are correctly positioned relative to the previous layer, critical for device functionality. **What Is Overlay?** - Overlay error: Misalignment between current layer and previous layer. - Two components: Translation (dx, dy) and rotation (dR, dθ) and magnification. - Must be controlled to < 1/3 of the critical dimension (CD). - At 5nm node (CD=15nm): Overlay budget < 2nm total error. **Sources of Overlay Error** - **Wafer alignment error**: Inaccurate detection of alignment marks. - **Scanner lens distortion**: Non-ideal imaging field geometry. - **Thermal expansion**: Wafer and mask expand differently during exposure. - **Wafer deformation**: CMP, stress, thin films bow wafer → distortion of mark positions. - **Process-induced shift**: Film deposition or etch moves mark centers. **Overlay Measurement** - **Imaging Overlay (CD-SEM/OCD)**: Measure printed target pairs (box-in-box, bar-in-bar). - Large target (10–30μm): Accurate but far from device. - Small target: More representative but noisier measurement. - **Diffraction-Based Overlay (DBO/μDBO)**: Measure diffraction grating targets. - KLA ARCHER, ASML SMASH sensors. - Higher accuracy, smaller target size (< 5μm). - Measures overlay from asymmetric diffraction signal. **Overlay Control Loop** 1. Expose wafer with current layer recipe. 2. Measure overlay at dozens of sites across wafer. 3. Model overlay fingerprint (linear + higher-order terms). 4. Correct scanner lens corrections and stage offsets for next lot. 5. Optionally: Per-wafer APC (Advanced Process Control) correction. **EUV Overlay Challenges** - EUV mask magnification 4x → mask distortion contributes to overlay. - Stochastic variation in resist placement → pattern placement error. - Target: < 1.5nm overlay for 3nm node. Overlay metrology is **the cornerstone of multi-patterning and EUV yield** — every nanometer of overlay error consumed reduces the CD budget, and misaligned layers cause catastrophic device failures in SRAM and logic at sub-5nm nodes.

overlay process window, metrology

**Overlay Process Window** defines the **range of overlay errors within which the device still functions correctly** — specified by overlay tolerance or budget, the process window is the maximum allowable registration error between layers before shorts, opens, or electrical failures occur. **Overlay Budget Components** - **Scanner Contribution**: Stage positioning accuracy, lens distortion, inter-field stitching — the lithography tool's overlay error. - **Process Contribution**: Wafer distortion from thermal processing, film stress, CMP — process-induced overlay errors. - **Metrology Contribution**: Measurement uncertainty — the error in measuring the overlay itself. - **Total Budget**: $OV_{total}^2 = OV_{scanner}^2 + OV_{process}^2 + OV_{metrology}^2$ — RSS (root sum square) combination. **Why It Matters** - **Yield Cliff**: Overlay errors beyond the process window cause catastrophic yield loss — edge placement errors create shorts or opens. - **Shrinking Budget**: <5nm nodes require <2nm total overlay — every component must improve. - **Design Rules**: Overlay budget determines minimum design rules for contacts-to-gates and via-to-metal connections. **Overlay Process Window** is **the alignment tolerance budget** — the total allowable registration error partitioned across tool, process, and metrology contributions.

overlay,lithography

Overlay is the alignment accuracy between successive lithography layers, critical for device functionality. **Definition**: How precisely new layer patterns align to previous layers. Measured in nanometers. **Requirements**: Advanced nodes require <2nm overlay. Older nodes perhaps 5-10nm. Tighter with each generation. **Measurement**: Overlay marks (boxes, gratings) exposed in each layer, measured by metrology tools. **Components**: Translation (x, y shift), rotation, magnification, higher-order distortions. **Error budget**: Contributions from scanner, mask, wafer, process. All must be controlled. **Correction**: Measured overlay errors fed back to scanner for correction on subsequent wafers. APC (Advanced Process Control). **Intrafield vs interfield**: Overlay variation within one exposure field, and between different fields on wafer. **Scribe line marks**: Overlay targets placed in scribe lines between dies. **Dedicated layers**: Some overlay measured to dedicated alignment layers. **Impact of error**: Poor overlay causes shorts, opens, device failures. Critical for yield.

overlay,registration,lithography,control,alignment

**Overlay and Registration in Lithography Control** is **the dimensional accuracy of aligning one pattern layer to previously patterned layers — a critical process parameter affecting device performance and yield, requiring increasingly tight control at advanced nodes**. Overlay (sometimes called registration accuracy) measures how well one lithographic layer aligns to previous layers. Ideal alignment has zero offset; actual processes have registration errors typically measured in nanometers. Overlay error directly affects device performance — misalignment of gate over channel, interconnect offset, or contact displacement causes parametric drift or failures. At advanced nodes with small feature sizes, overlay becomes critically tight — errors that were acceptable at older nodes can destroy functionality. Overlay targets and measurement sites are incorporated into the chip — feature pairs with designed offsets and high-contrast edges enable automated measurement systems. Overlay metrology measures offset between target features using Advanced Alignment Metrology (AAM) systems with optical microscopy or e-beam scanning. Wafer-level measurement provides offset maps. Process control requires keeping overlay within specification windows, typically ±5-10nm at advanced nodes. Overlay errors arise from scanner stage positioning inaccuracy, reticle errors, scanner distortion, and alignment mark variations. Sophisticated control models compensate for identified sources. Wafer-scale compensation accounts for tool distortion. Reticle-specific correction maps correct for reticle pattern errors. Matching of multiple alignment marks reduces random measurement noise. Multiple patterning processes, where a single layer requires multiple photolithography steps, require successive registrations. Errors can accumulate — each successive step must align well to previous steps. Three-dimensional overlay requirements for finFET and nanosheet technologies require vertical alignment. E-beam lithography enables intrinsic registration but offers limited throughput. Directed self-assembly and other alternative patterning techniques have different overlay characteristics. Advanced scatterometry-based overlay (ABO) systems measure offset optically without physical targets, enabling better pattern fidelity. Machine learning has been applied to predict overlay from test patterns. Computational lithography models predict overlay errors from design and process parameters. **Overlay and registration control is critical for advanced node performance, requiring tight tolerances, sophisticated measurement, and process compensation throughout multi-step lithography sequences.**

oxide deposition,cvd

Silicon dioxide (SiO2) deposition by CVD is one of the most widely used thin film processes in semiconductor manufacturing, producing oxide films that serve as inter-layer dielectrics (ILD), inter-metal dielectrics (IMD), passivation layers, hard masks, spacers, and shallow trench isolation (STI) fill. Multiple CVD methods are employed depending on the required film quality, thermal budget, gap-fill capability, and throughput. The primary CVD oxide processes include: LPCVD using TEOS at 680-720°C producing high-quality conformal films; PECVD using SiH4+N2O at 300-400°C for BEOL-compatible depositions; PECVD using TEOS+O2 at 350-400°C for improved conformality; HDP-CVD using SiH4+O2+Ar at 300-400°C for gap fill; SACVD using O3+TEOS at 400-480°C for conformal gap fill; and Flowable CVD (FCVD) at 60-100°C for extreme aspect ratio fill. Film properties vary significantly across these methods — thermal oxide equivalence measured by the wet etch rate ratio (WERR) to thermal SiO2 in dilute HF ranges from 1.0 (ideal, matching thermal oxide) for LPCVD TEOS to 2-3 for PECVD oxide and 1.5-2.0 for HDP-CVD oxide. Key properties controlled during CVD oxide deposition include refractive index (target 1.46 at 633 nm for stoichiometric SiO2), film stress (typically slightly compressive at -100 to -300 MPa for PECVD oxide), dielectric constant (3.9-4.2), breakdown field (>8 MV/cm), hydrogen content, and moisture absorption. For advanced nodes, carbon-doped oxide (CDO or SiOC:H) deposited by PECVD provides low-k dielectric properties (k = 2.5-3.0) essential for reducing interconnect RC delay, though it sacrifices mechanical strength. CVD oxide is also fundamental in multiple patterning schemes as a spacer material and mandrel coating in self-aligned double and quadruple patterning processes.

oxide-to-oxide bonding, advanced packaging

**Oxide-to-Oxide Bonding** is the **dielectric component of hybrid bonding where two SiO₂ surfaces are directly bonded through molecular forces** — requiring extreme surface smoothness (< 0.5 nm RMS roughness) achieved through chemical mechanical polishing (CMP), enabling the mechanical foundation of hybrid bonding that simultaneously creates both dielectric seal and metallic electrical connections in a single bonding step for advanced 3D integration. **What Is Oxide-to-Oxide Bonding?** - **Definition**: Direct bonding of two silicon dioxide surfaces through van der Waals forces at room temperature, followed by annealing to form covalent Si-O-Si bonds — the same fundamental mechanism as fusion bonding but applied specifically as the dielectric bonding component in hybrid bonding schemes. - **Surface Requirements**: CMP must achieve sub-nanometer roughness (< 0.5 nm RMS) and sub-nanometer planarity across the entire wafer — any roughness above this threshold prevents the surfaces from achieving the atomic-scale proximity needed for van der Waals attraction. - **Hybrid Bonding Context**: In hybrid bonding (Cu/SiO₂), the oxide-to-oxide bond forms first at room temperature providing mechanical support and alignment, then a subsequent anneal (200-400°C) causes copper pad expansion and Cu-Cu diffusion bonding within the oxide-bonded framework. - **Bond Wave Propagation**: When properly prepared surfaces make initial contact at one point, a bond wave propagates across the wafer at ~1-10 cm/s driven by van der Waals attraction, spontaneously bonding the entire wafer surface. **Why Oxide-to-Oxide Bonding Matters** - **Hybrid Bonding Foundation**: Oxide-to-oxide bonding provides the mechanical framework for hybrid bonding — the dominant interconnect technology for HBM memory stacks, advanced image sensors, and chiplet-based processors with sub-micron pitch interconnects. - **Pitch Scaling**: Because the oxide bond provides mechanical support independent of the metal pads, hybrid bonding can scale to pitches below 1μm — far beyond the limits of solder-based or thermocompression bonding. - **Hermetic Seal**: The covalent SiO₂-SiO₂ interface provides a hermetic barrier around each copper interconnect, preventing copper diffusion and moisture ingress without additional barrier layers. - **Low Temperature**: Initial oxide bonding occurs at room temperature, with only moderate annealing (200-400°C) needed for full bond strength and Cu-Cu connection, compatible with advanced CMOS back-end thermal budgets. **Critical Process Parameters** - **CMP Roughness**: < 0.5 nm RMS — the single most critical parameter; roughness above this threshold causes bonding failure or voids. - **Dishing and Erosion**: CMP must minimize copper pad dishing (< 2-5 nm) and oxide erosion to ensure both oxide and copper surfaces are coplanar for simultaneous bonding. - **Particle Control**: Class 1 cleanroom conditions — a single 100nm particle creates a millimeter-scale void in the bonded interface. - **Surface Activation**: Plasma activation (O₂ or N₂) increases surface hydroxyl density and bond energy, enabling lower anneal temperatures. - **Anneal Profile**: 200-400°C for 1-2 hours — drives water out of the interface and converts hydrogen bonds to covalent Si-O-Si bonds while simultaneously enabling Cu-Cu interdiffusion. | Parameter | Requirement | Impact of Deviation | |-----------|-----------|-------------------| | Surface Roughness | < 0.5 nm RMS | Bonding failure above 1 nm | | Cu Dishing | < 2-5 nm | Cu-Cu bond gap, high resistance | | Particle Density | < 0.03/cm² at 60nm | Void formation | | Alignment Accuracy | < 200 nm (W2W), < 500 nm (D2W) | Pad misregistration | | Anneal Temperature | 200-400°C | Bond strength, Cu expansion | | Bond Energy | > 2 J/m² (post-anneal) | Mechanical reliability | **Oxide-to-oxide bonding is the precision dielectric joining technology at the heart of hybrid bonding** — requiring atomic-level surface perfection to achieve direct molecular bonding between SiO₂ surfaces that provides the mechanical foundation, hermetic seal, and pitch scalability enabling the most advanced 3D integration architectures in semiconductor manufacturing.