← Back to Chip Foundry Services

Glossary

3,538 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 36 of 71 (3,538 entries)

MEMS Wafer Bonding Hermeticity Prediction Machine Learning

mems wafer bonding hermeticity prediction, mems wafer bonding, wafer bonding hermeticity, bonding hermeticity prediction, mems wafer, wafer bonding, bonding hermeticity

MEMS Wafer Bonding Hermeticity Prediction with Machine Learning Introduction & Motivation MEMS Wafer Bonding Hermeticity Prediction with Machine Learning addresses a central…

MEMS Wafer Bonding Void Prediction with Machine Learning

mems wafer bonding void prediction machine learning, mems wafer, bonding void prediction, mems, mems wafer bonding void prediction, mems wafer bonding, wafer bonding void

MEMS Wafer Bonding Void Prediction with Machine Learning Introduction & Motivation MEMS Wafer Bonding Void Prediction with Machine Learning addresses a central problem in MEMS…

MEMS Wafer-to-Wafer Bonding Void Prediction with Machine Learning

mems wafer to wafer bonding void prediction with machine learning, mems wafer wafer bonding void prediction machine learning, mems wafer, wafer bonding void, mems

MEMS Wafer-to-Wafer Bonding Void Prediction with Machine Learning Introduction & Motivation MEMS Wafer-to-Wafer Bonding Void Prediction with Machine Learning addresses a central…

Mentorship AI

mentorship in ai, mentorship in semiconductors, career development, technical mentorship, ai career, semiconductor career

Mentorship and Career Development in AI and Semiconductor Industries is a strategic professional discipline that determines how quickly engineers and researchers advance…

Mercury Probe

metrology

A mercury probe forms a repeatable, temporary liquid-metal contact on a sample surface, enabling rapid capacitance–voltage and current–voltage characterization without requiring…

Mesa Transistor 1958 Combine Diffusion Photolithography Production

fairchild 1958 2n696 2n697 commercial silicon mesa, mesa production 1958 process yield multiplication volume, silicon mesa transistor 1958 fairchild furnace boat batch

Combine Mesa Diffusion with Photolithographic Masking for Volume Production: Two Separate Threads Become One Line 1. Why Merging Two Working Processes Is Harder Than Either…

Mesa Production 1958 Scale Packaging Hermetic Seal

fairchild 1958 leak rate test tracer gas can weld, mesa transistor 1958 sealed atmosphere exposure ends, silicon mesa 1958 hermetic seal stops surface leakage clock

Scale Packaging and Hermetic Sealing for Volume Output: Finally Closing the Gap Step 5 Opened 1. Why Sealing Is the Only Step in This Series That Actually Ends the Clock This step…

Mesa Production 1958 Step 17 Fairchild Organizational Structure

fairchild semiconductor buyout option and fairchildren lineage, organizational tension behind the 1958 mesa production line

Examine the Organizational Structure Behind This Line, and the Tension Already Built Into It 1. Why a Production Line's Org Chart Is Also an Engineering Fact Every step in this…

Mesa Production 1958 Step 19 Test Measurement Equipment Scaling

scale curve tracers burn in chambers for mesa transistor volume, test floor throughput versus fabrication throughput 1958

Scale the Test and Measurement Infrastructure That Volume Production Actually Depended On 1. Why Every Prior Step's Numbers Assumed a Tester That Was Never Described Steps 4, 6…

Metal Cut

lithography

Metal Cut is a complementary lithographic process in FinFET and gate-all-around transistor back-end metallization that uses a dedicated mask to selectively remove sections…

Metal Deposition

CVD, PVD, ALD, sputtering, electroplating, copper

Mathematical Modeling of Metal Deposition in Semiconductor Manufacturing 1. Overview: Metal Deposition Processes Metal deposition is a critical step in semiconductor fabrication…

Metal Deposition

pvd, cvd, ald, sputtering, electroplating, film growth, copper plating, butler-volmer, nernst-planck, monte carlo, deposition modeling

Metal Deposition is semiconductor manufacturing method for forming controlled metal films through PVD, CVD, ALD, and electrochemical processes - It is a core method in modern…

Metal Fill Semiconductor

dummy metal fill, density rules, metal density rule, fill insertion

Metal Fill (Dummy Fill) is the insertion of non-functional metal shapes into sparse areas of a layout — ensuring the metal layer density stays within foundry-specified limits that…

Metal Gate ALD Fill

high k metal gate hkmg, work function metal deposition, metal gate replacement process, ald tin tan gate, hkmg

High-k metal gate (HKMG) integration, replacement metal gate (RMG / gate-last) processing, and dual work function metal (WFM) engineering constitute the foundational materials…

Metal Line CD Variation Prediction Machine Learning

process variation predicting critical dimension (cd) variation in metal lines across the wafer, process variation predicting, variation predicting critical, predicting critical dimension

Process Variation: Predicting critical dimension (CD) variation in metal lines across the wafer Introduction & Motivation Process Variation: Predicting critical dimension (CD)…

Metal Line CD Variation Prediction Machine Learning

predicting critical dimension (cd) variation in metal lines across the wafer, predicting critical dimension, critical dimension (cd), dimension (cd) variation, (cd) variation metal

Predicting critical dimension (CD) variation in metal lines across the wafer Introduction & Motivation Predicting critical dimension (CD) variation in metal lines across the wafer…

Metal Liner

barrier deposition, metallization, process

Metal Liner and Barrier Deposition is a critical semiconductor interconnect process step where protective and conductive material layers are deposited to prevent metal diffusion…

Metal-Oxide Resist

lithography

Metal-oxide resists are an emerging class of EUV photoresists based on inorganic metal-oxide compounds (such as tin-oxide, hafnium-oxide, or zirconium-oxide clusters) rather than…

Metal Oxide Semiconductor Interface Quality Machine Learning

metal-oxide-semiconductor interface quality prediction, metal-oxide-semiconductor interface quality, interface quality prediction, metal-oxide-semiconductor interface

Metal-Oxide-Semiconductor Interface Quality Prediction with Machine Learning Introduction & Motivation Metal-Oxide-Semiconductor Interface Quality Prediction with Machine Learning…

Metrology

semiconductor metrology, measurement, characterization, ellipsometry, scatterometry

Semiconductor Manufacturing Process Metrology: Science, Mathematics, and Modeling A comprehensive exploration of the physics, mathematics, and computational methods underlying…

Metrology

scatterometry, ellipsometry, x-ray reflectometry, inverse problems, optimization, statistical inference, mathematical modeling

Metrology and inspection are the two measurement disciplines that keep a semiconductor fab in control — they are how a foundry knows, wafer by wafer, whether hundreds of process…

Metrology

inspection, optical inspection, e-beam, aoi, process control, semiconductor metrology, kla, defect detection

Metrology & Inspection: Seeing the Unseen — Nanoscale Defect Physics, Machine Vision & Yield Economics In semiconductor manufacturing, you cannot improve what you cannot measure.…

Metrology Equipment Semiconductor

optical critical dimension ocd, scatterometry measurement, x-ray metrology xrf, ellipsometry film thickness

Metrology Equipment is the precision measurement instrumentation that characterizes critical dimensions, film thicknesses, overlay alignment, and material properties…

Metrology Lab

calibration lab

Read the metrology lab through a traceability-to-standard lens rather than an instrument-collection lens. A room of expensive tools—a four-point probe, an ellipsometer, a Keysight…

Metrology Science

metrology physics, ellipsometry, scatterometry, OCD metrology, CD-SEM, thin film measurement, overlay, spectroscopic ellipsometry, critical dimension, semiconductor metrology

Semiconductor metrology is the discipline that transforms fabrication from an act of faith into a science of evidence. At every node from the 90 nm era through today's sub-2 nm…

Metrology Tool Gauge R and R Drift Prediction Machine Learning

metrology tool gauge r&r drift prediction, metrology tool gauge, tool gauge r&r, gauge r&r drift, r&r drift prediction, metrology tool, tool gauge, gauge r&r, r&r drift

Metrology Tool Gauge R&R Drift Prediction with Machine Learning Introduction & Motivation Metrology Tool Gauge R&R Drift Prediction with Machine Learning addresses a central…

Metrology Tool Matching Offset Prediction with Machine Learning

metrology tool matching offset prediction machine learning, metrology tool, matching offset prediction, metrology tool matching offset prediction, metrology tool matching

Metrology Tool Matching Offset Prediction with Machine Learning Introduction & Motivation Metrology Tool Matching Offset Prediction with Machine Learning addresses a central…

Metrology Tool Repeatability Accuracy Prediction Machine Learning

metrology tool repeatability accuracy prediction, metrology tool repeatability, tool repeatability accuracy, repeatability accuracy prediction, metrology tool

Metrology Tool Repeatability Accuracy Prediction with Machine Learning Introduction & Motivation Metrology Tool Repeatability Accuracy Prediction with Machine Learning addresses…

Micro BGA

packaging, peripheral bga, low-profile package, mobile packaging, package warpage, escape routing, depopulated array, size-constrained package, placement precision

Micro BGA and peripheral BGA are two variants of the standard ball grid array that each sacrifice something from a full, densely-populated array in exchange for a specific…

Micro-Break

lithography

A micro-break (also called a line break or line collapse) is a stochastic patterning defect where a continuous line feature develops a random gap or break, creating an electrical…

Micro-Bridging

lithography

Micro-bridging is a type of stochastic patterning defect where unwanted thin connections of residual resist form between two adjacent features that should be separate. These…

Micro-Bump

copper, pillar, flip-chip, bonding, solder, reflow, joint, strength

Micro-Bump Technology in Advanced Packaging and 3D Integration Micro-bump technology (often designated -bumps) represents the foundational high-density metallurgical interconnect…

Micro-Bumps

advanced packaging

Micro-Bump Technology in Advanced Packaging and 3D Integration Micro-bump technology (often designated -bumps) represents the foundational high-density metallurgical interconnect…

Micro Connector Contact Yield Machine Learning

advanced packaging prediction of micro-connector contact yield from design parameters and manufacturing conditions, advanced packaging prediction, packaging prediction micro-connector

Advanced Packaging: Prediction of micro-connector contact yield from design parameters and manufacturing conditions Introduction & Motivation Advanced Packaging: Prediction…

Micro Led Display Semiconductor

mini led backlight, micro led transfer, led on silicon backplane, micro led efficiency droop

Micro-LED Display Semiconductors are miniaturized InGaP/GaN LEDs (1-100 µm pixel size) integrated with active-matrix CMOS backplanes, requiring mass-transfer technology…

Micro Led Fabrication

mini led micro led, led epitaxy gaas substrate, mass transfer micro led, led pixel pitch scaling

Micro-LED fabrication grows red, green, and blue emitters as compound-semiconductor epitaxial stacks, etches each emitter down to an isolated mesa only a few micrometers across…

Micrologic 1960 Verify Circuit Function Wafer Truth Table

fairchild 1960 exhaustive test vectors stuck at fault coverage, micrologic transistor 1960 logic gate probe not parameter test, integrated circuit 1960 functional test versus parametric test

Verify Circuit Function on the Wafer, Not Just One Transistor's Parameters: Testing a Truth Table, Not a Number 1. Why Passing Every Parameter Test Still Does Not Mean the Gate…

Micrologic 1960 New Yield Problem Whole Chip Fails

fairchild 1960 poisson yield circuit area sum components, micrologic transistor 1960 one bad component fails circuit, integrated circuit 1960 correlated failure yield penalty

Confront a New Yield Problem: One Bad Transistor Now Fails the Entire Chip 1. Why the Poisson Yield Model Now Has to Count a Whole Circuit's Area, Not One Die's This step forces…